

RX66T Group

User's Manual: Hardware

RENESAS 32-Bit MCU
RX Family / RX600 Series

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (<http://www.renesas.com>).

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

How to Use This Manual

1. Objective and Target Users

This manual was written to explain the hardware functions and electrical characteristics of this LSI to the target users, i.e. those who will be using this LSI in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logic circuits, and microcomputers.

This manual is organized in the following items: an overview of the product, descriptions of the CPU, system control functions, and peripheral functions, electrical characteristics of the device, and usage notes.

When designing an application system that includes this LSI, take all points to note into account. Points to note are given in their contexts and at the final part of each section, and in the section giving usage notes.

The list of revisions is a summary of major points of revision or addition for earlier versions. It does not cover all revised items. For details on the revised points, see the actual locations in the manual.

The following documents have been prepared for the RX66T Group. Before using any of the documents, please visit our web site to verify that you have the most up-to-date available version of the document.


Document Type	Contents	Document Title	Document No.
Data Sheet	Overview of hardware and electrical characteristics	RX66T Group Datasheet	R01DS0315EJ
User's manual: Hardware	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, and timing charts) and descriptions of operation	RX66T Group User's manual: Hardware	This User's manual
User's manual: Software	Detailed descriptions of the CPU and instruction set	RX Family RXv3 Instruction Set Architecture User's Manual: Software	R01US0316EJ
Application Note	Notes on Printed Circuit Board Patterns	RX Family Hardware Design Guide	R01AN1411EJ
	Examples of applications and sample programs	—	—
Renesas Technical Update	Preliminary report on the specifications of a product, document, etc.	—	—

2. Description of Registers

Each register description includes a bit chart, illustrating the arrangement of bits, and a table of bits, describing the meanings of the bit settings. The standard format and notation for bit charts and tables are described below.

X.X.X ... Register

Address(es): xxxx xxxh



Bit	Symbol	Bit Name	Description	R/W
b0	...0	0: 1: (Setting prohibited) (3)	R/W (1)
b3 to b1	—	(Reserved) (2)	These bits are read as 0. The write value should be 0.	R/W
b4	...4	0: 1:	R
b6, b5	...[1:0]	0 0: 0 1: (Settings other than above are prohibited.) (3)	R/(W)*1
b7	—	Reserved	The read value is undefined. Writing to this bit has no effect.	R

- (1) R/W: The bit or field is readable and writable.
 R/(W): The bit or field is readable and writable. However, writing to this bit or field has some limitations. For details on the limitations, see the description or notes of respective registers.
 R: The bit or field is readable. Writing to this bit or field has no effect.
- (2) Reserved.
 Use the specified value when writing to this bit or field; otherwise, the correct operation is not guaranteed.
- (3) Setting prohibited. The correct operation is not guaranteed if such a setting is performed.

3. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communications Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment Bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connect
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

Contents

Features	53
1. Overview	54
1.1 Outline of Specifications	54
1.2 List of Products	65
1.3 Block Diagram	68
1.4 Pin Functions	69
1.5 Pin Assignments	75
1.5.1 144-Pin LFQFP (with PGA pseudo-differential input and with USB pin)	75
1.5.2 112-Pin LQFP (with PGA pseudo-differential input and without USB pin)	76
1.5.3 100-Pin LFQFP (with PGA pseudo-differential input and with USB pin)	77
1.5.4 100-Pin LFQFP (with PGA pseudo-differential input and without USB pin)	78
1.5.5 100-Pin LFQFP (without PGA pseudo-differential input and without USB pin)	79
1.5.6 80-Pin LQFP and LFQFP (with PGA pseudo-differential input and without USB pin)	80
1.5.7 64-Pin LQFP and LFQFP (with PGA pseudo-differential input and without USB pin)	81
1.5.8 48-Pin LFQFP (without PGA pseudo-differential input and without USB pin)	82
1.6 List of Pin and Pin Functions	83
1.6.1 144-Pin LFQFP (with PGA pseudo-differential input and with USB pin)	83
1.6.2 112-Pin LFQFP (with PGA pseudo-differential input and without USB pin)	90
1.6.3 100-Pin LFQFP (with PGA pseudo-differential input and with USB pin)	95
1.6.4 100-Pin LFQFP (with PGA pseudo-differential input and without USB pin)	100
1.6.5 100-Pin LFQFP (without PGA pseudo-differential input and without USB pin)	105
1.6.6 80-Pin LQFP, 80-Pin LFQFP (with PGA pseudo-differential input and without USB pin)	110
1.6.7 64-Pin LFQFP (with PGA pseudo-differential input and without USB pin)	115
1.6.8 48-Pin LFQFP (without PGA pseudo-differential input and without USB pin)	119
2. CPU	122
2.1 Features	122
2.2 Register Set of the CPU	123
2.2.1 General-Purpose Registers (R0 to R15)	124
2.2.2 Control Registers	124
2.2.2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)	125
2.2.2.2 Exception Table Register (EXTB)	125
2.2.2.3 Interrupt Table Register (INTB)	125
2.2.2.4 Program Counter (PC)	125
2.2.2.5 Processor Status Word (PSW)	126
2.2.2.6 Backup PC (BPC)	127
2.2.2.7 Backup PSW (BPSW)	128
2.2.2.8 Fast Interrupt Vector Register (FINTV)	128
2.2.2.9 Single-Precision Floating-Point Status Word (FPSW)	129
2.2.3 Accumulator	131

2.3	Processor Mode	132
2.3.1	Supervisor Mode	132
2.3.2	User Mode	132
2.3.3	Privileged Instruction	132
2.3.4	Switching Between Processor Modes	132
2.4	Data Types	133
2.4.1	Integer	133
2.4.2	Single-Precision Floating-Point Numbers	134
2.4.3	Bitwise Operations	134
2.4.4	Strings	135
2.5	Endian	136
2.5.1	Switching the Endian	136
2.5.2	Access to I/O Registers	139
2.5.3	Notes on Access to I/O Registers	139
2.5.4	Data Arrangement	140
2.5.4.1	Data Arrangement in Registers	140
2.5.4.2	Data Arrangement in Memory	140
2.5.5	Notes on the Allocation of Instruction Codes	140
2.6	Vector Table	141
2.6.1	Exception Vector Table	141
2.6.2	Interrupt Vector Table	142
2.7	Operation of Instructions	143
2.7.1	Restrictions on RMPA and String-Manipulation Instructions	143
2.7.1.1	Transfer Size and Data Prefetching	143
2.7.1.2	Access to the External Space	143
2.7.1.3	Access to I/O Registers	143
2.8	Numbers of Cycles	144
2.8.1	Instruction and Numbers of Cycles	144
2.8.2	Numbers of Cycles for Response to Interrupts	148
3.	Operating Modes	149
3.1	Operating Mode Types and Selection	149
3.2	Register Descriptions	150
3.2.1	Mode Monitor Register (MDMONR)	150
3.2.2	Mode Status Register (MDSR)	150
3.2.3	System Control Register 0 (SYSCR0)	151
3.2.4	System Control Register 1 (SYSCR1)	152
3.2.5	Voltage Level Setting Register (VOLSR)	153
3.3	Details of Operating Modes	154
3.3.1	Single-Chip Mode	154
3.3.2	On-Chip ROM Enabled Extended Mode	154
3.3.3	On-Chip ROM Disabled Extended Mode	154

3.3.4	Boot Mode (SCI Interface)	154
3.3.5	Boot Mode (USB Interface)	154
3.3.6	Boot Mode (FINE Interface)	155
3.3.7	User Boot Mode	155
3.4	Transitions of Operating Modes	156
3.4.1	Operating Mode Transitions Determined by the Mode-Setting Pins	156
3.4.2	Operating Mode Transitions According to Register Setting	157
4.	Address Space	158
4.1	Address Space	158
4.2	External Address Space	159
5.	I/O Registers	160
5.1	I/O Register Addresses (Address Order)	162
6.	Resets	212
6.1	Overview	212
6.2	Register Descriptions	214
6.2.1	Reset Status Register 0 (RSTSR0)	214
6.2.2	Reset Status Register 1 (RSTSR1)	216
6.2.3	Reset Status Register 2 (RSTSR2)	217
6.2.4	Software Reset Register (SWRR)	218
6.3	Operation	218
6.3.1	RES# Pin Reset	218
6.3.2	Power-On Reset and Voltage Monitoring 0 Reset	218
6.3.3	Voltage Monitoring 1 Reset and Voltage Monitoring 2 Reset	219
6.3.4	Deep Software Standby Reset	221
6.3.5	Independent Watchdog Timer Reset	221
6.3.6	Watchdog Timer Reset	221
6.3.7	Software Reset	221
6.3.8	Determination of Cold/Warm Start	222
6.3.9	Determination of Reset Generation Source	223
7.	Option-Setting Memory (OFSM)	224
7.1	Overview	224
7.2	Register Descriptions	226
7.2.1	Serial Programmer Command Control Register (SPCC)	226
7.2.2	OCD/Serial Programmer ID Setting Register (OSIS)	227
7.2.3	Option Function Select Register 0 (OFS0)	228
7.2.4	Option Function Select Register 1 (OFS1)	232
7.2.5	Endian Select Register (MDE)	233
7.2.6	TM Enable Flag Register (TMEF)	234
7.2.7	TM Identification Data Register (TMINF)	234
7.2.8	ROM Code Protection Register (ROMCODE)	235
7.3	UB Codes	236

7.3.1	UB Code A	236
7.3.2	UB Code B	236
7.4	Programming and Erasure of the Option-Setting Memory in Individual Operating Modes	237
7.5	Settings of the Option-Setting Memory and Reading, Programming, and Erasure	238
7.6	Setting the Option-Setting Memory	239
7.6.1	Allocation of Data in the Option-Setting Memory	239
7.7	Usage Note	240
7.7.1	Data for Programming Reserved Areas and Reserved Bits in the Option-Setting Memory	240
8.	Voltage Detection Circuit (LVDA)	241
8.1	Overview	241
8.2	Register Descriptions	244
8.2.1	Voltage Monitoring 1 Circuit Control Register 1 (LVD1CR1)	244
8.2.2	Voltage Monitoring 1 Circuit Status Register (LVD1SR)	245
8.2.3	Voltage Monitoring 2 Circuit Control Register 1 (LVD2CR1)	245
8.2.4	Voltage Monitoring 2 Circuit Status Register (LVD2SR)	246
8.2.5	Voltage Monitoring Circuit Control Register (LVCMPCR)	247
8.2.6	Voltage Detection Level Select Register (LVDLVLR)	248
8.2.7	Voltage Monitoring 1 Circuit Control Register 0 (LVD1CR0)	249
8.2.8	Voltage Monitoring 2 Circuit Control Register 0 (LVD2CR0)	250
8.3	VCC Input Voltage Monitor	252
8.3.1	Monitoring Vdet0	252
8.3.2	Monitoring Vdet1	252
8.3.3	Monitoring Vdet2	252
8.4	Reset from Voltage Monitor 0	253
8.5	Interrupt and Reset from Voltage Monitor 1	254
8.6	Interrupt and Reset from Voltage Monitor 2	257
8.7	Event Link Output	260
8.7.1	Interrupt Handling and Event Linking	260
9.	Clock Generation Circuit	261
9.1	Overview	261
9.2	Register Descriptions	263
9.2.1	System Clock Control Register (SCKCR)	263
9.2.2	Memory Wait Cycle Setting Register (MEMWAIT)	265
9.2.3	System Clock Control Register 2 (SCKCR2)	267
9.2.4	System Clock Control Register 3 (SCKCR3)	268
9.2.5	PLL Control Register (PLLCR)	269
9.2.6	PLL Control Register 2 (PLLCR2)	270
9.2.7	External Bus Clock Control Register (BCKCR)	271
9.2.8	Main Clock Oscillator Control Register (MOSCCR)	272
9.2.9	Low-Speed On-Chip Oscillator Control Register (LOCOCR)	273
9.2.10	IWD-T-Dedicated On-Chip Oscillator Control Register (ILOCOCR)	274

9.2.11	High-Speed On-Chip Oscillator Control Register (HOCOOCR)	275
9.2.12	High-Speed On-Chip Oscillator Control Register 2 (HOCOOCR2)	276
9.2.13	Oscillation Stabilization Flag Register (OSCOVFSR)	277
9.2.14	Oscillation Stop Detection Control Register (OSTDCR)	279
9.2.15	Oscillation Stop Detection Status Register (OSTDSR)	280
9.2.16	Main Clock Oscillator Wait Control Register (MOSCWTCR)	281
9.2.17	Main Clock Oscillator Function Control Register (MOFCR)	282
9.2.18	High-Speed On-Chip Oscillator Power Supply Control Register (HOCOPCR)	283
9.3	Main Clock Oscillator	284
9.3.1	Connecting a Crystal Resonator	284
9.3.2	External Clock Input	285
9.3.3	Notes on the External Clock Input	285
9.4	Oscillation Stop Detection Function	286
9.4.1	Oscillation Stop Detection and Operation after Detection	286
9.4.2	Oscillation Stop Detection Interrupts	288
9.5	PLL Circuit	289
9.6	Internal Clock	289
9.6.1	System Clock	290
9.6.2	Peripheral Module Clock	290
9.6.3	Flash-IF Clock	290
9.6.4	External Bus Clock	290
9.6.5	USB Clock	290
9.6.6	CAN Clock	290
9.6.7	CAC Clock (CACCLK)	291
9.6.8	IWDT-Dedicated Clock	291
9.7	Clock Source Switching	292
9.8	Operations Linked by the ELC	294
9.8.1	Event Signal Output to the ELC	294
9.8.2	Clock Source Switching on Reception of the Event Signal from the ELC	294
9.9	Usage Notes	295
9.9.1	Notes on Clock Generation Circuit	295
9.9.2	Note on Rewriting the SCKCR3 Register	295
9.9.3	Notes on Resonator	295
9.9.4	Notes on Board Design	296
9.9.5	Notes on Resonator Connect Pin	296
10.	Clock Frequency Accuracy Measurement Circuit (CAC)	297
10.1	Overview	297
10.2	Register Descriptions	299
10.2.1	CAC Control Register 0 (CACR0)	299
10.2.2	CAC Control Register 1 (CACR1)	300
10.2.3	CAC Control Register 2 (CACR2)	301

10.2.4	CAC Interrupt Request Enable Register (CAICR)	302
10.2.5	CAC Status Register (CASTR)	303
10.2.6	CAC Upper-Limit Value Setting Register (CAULVR)	304
10.2.7	CAC Lower-Limit Value Setting Register (CALLVR)	304
10.2.8	CAC Counter Buffer Register (CACNTBR)	304
10.3	Operation	305
10.3.1	Measuring Clock Frequency	305
10.3.2	Digital Filtering of Signals on the CACREF Pin	306
10.4	Interrupt Requests	306
10.5	Usage Notes	307
10.5.1	Module Stop Function Setting	307
11.	Low Power Consumption	308
11.1	Overview	308
11.2	Register Descriptions	311
11.2.1	Standby Control Register (SBYCR)	311
11.2.2	Module Stop Control Register A (MSTPCRA)	312
11.2.3	Module Stop Control Register B (MSTPCRB)	314
11.2.4	Module Stop Control Register C (MSTPCRC)	316
11.2.5	Module Stop Control Register D (MSTPCRD)	317
11.2.6	Sleep Mode Return Clock Source Switching Register (RSTCKCR)	318
11.2.7	Deep Standby Control Register (DPSBYCR)	319
11.2.8	Deep Standby Interrupt Enable Register 0 (DPSIER0)	320
11.2.9	Deep Standby Interrupt Enable Register 1 (DPSIER1)	321
11.2.10	Deep Standby Interrupt Enable Register 2 (DPSIER2)	322
11.2.11	Deep Standby Interrupt Flag Register 0 (DPSIFR0)	323
11.2.12	Deep Standby Interrupt Flag Register 1 (DPSIFR1)	324
11.2.13	Deep Standby Interrupt Flag Register 2 (DPSIFR2)	325
11.2.14	Deep Standby Interrupt Edge Register 0 (DPSIEGR0)	326
11.2.15	Deep Standby Interrupt Edge Register 1 (DPSIEGR1)	327
11.2.16	Deep Standby Interrupt Edge Register 2 (DPSIEGR2)	328
11.2.17	Deep Standby Backup Register y (DPSBKRY) (y = 0 to 31)	328
11.3	Reducing Power Consumption by Switching Clock Signals	329
11.4	Module-Stop Function	329
11.5	Low Power Consumption Modes	330
11.5.1	Sleep Mode	330
11.5.1.1	Transition to Sleep Mode	330
11.5.1.2	Release from Sleep Mode	330
11.5.1.3	Sleep Mode Return Clock Source Switching Function	331
11.5.2	All-Module Clock Stop Mode	332
11.5.2.1	Transition to All-Module Clock Stop Mode	332
11.5.2.2	Release from All-Module Clock Stop Mode	333

11.5.3	Software Standby Mode	334
11.5.3.1	Transition to Software Standby Mode	334
11.5.3.2	Release from Software Standby Mode	335
11.5.3.3	Example of Software Standby Mode Application	336
11.5.4	Deep Software Standby Mode	337
11.5.4.1	Transition to Deep Software Standby Mode	337
11.5.4.2	Release from Deep Software Standby Mode	338
11.5.4.3	Pin States at the Time of Release from Deep Software Standby Mode	339
11.5.4.4	Example of Deep Software Standby Mode Application	340
11.5.4.5	Flowchart to Use Deep Software Standby Mode	342
11.6	Usage Notes	343
11.6.1	I/O Port States	343
11.6.2	Module-Stop State of DMAC and DTC	343
11.6.3	On-Chip Peripheral Module Interrupts	343
11.6.4	Write Access to MSTPCRA, MSTPCRB, MSTPCRC, and MSTPCRD	343
11.6.5	Input Buffer Control by DIRQnE Bit (n = 0 to 15)	343
11.6.6	Timing of WAIT Instruction	343
11.6.7	Rewriting the Register by DMAC and DTC in Sleep Mode	343
12.	Register Write Protection Function	344
12.1	Register Descriptions	345
12.1.1	Protect Register (PRCR)	345
13.	Exception Handling	346
13.1	Exception Events	346
13.1.1	Undefined Instruction Exception	347
13.1.2	Privileged Instruction Exception	347
13.1.3	Access Exceptions	347
13.1.4	Single-Precision Floating-Point Exception	347
13.1.5	Reset	347
13.1.6	Non-Maskable Interrupt	347
13.1.7	Interrupt	347
13.1.8	Unconditional Trap	347
13.2	Exception Handling Procedure	348
13.3	Acceptance of Exception Events	350
13.3.1	Acceptance Timing and Saved PC Value	350
13.3.2	Vector and Site for Saving the Values in the PC and PSW	351
13.4	Hardware Processing for Accepting and Returning from Exceptions	352
13.5	Hardware Pre-Processing	353
13.5.1	Undefined Instruction Exception	353
13.5.2	Privileged Instruction Exception	353
13.5.3	Access Exceptions	353
13.5.4	Single-Precision Floating-Point Exception	353

13.5.5	Reset	353
13.5.6	Non-Maskable Interrupt	354
13.5.7	Interrupt	354
13.5.8	Unconditional Trap	354
13.6	Return from Exception Handling Routine	355
13.7	Priority of Exception Events	355
14.	Interrupt Controller (ICUC)	356
14.1	Overview	356
14.2	Register Descriptions	358
14.2.1	Interrupt Request Register n (IRn) (n = 016 to 255)	358
14.2.2	Interrupt Request Enable Register m (IERm) (m = 02h to 1Fh)	360
14.2.3	Interrupt Source Priority Register r (IPRr) (r = 000 to 255)	361
14.2.4	Fast Interrupt Set Register (FIR)	362
14.2.5	Software Interrupt Generation Register (SWINTR)	363
14.2.6	Software Interrupt 2 Generation Register (SWINT2R)	363
14.2.7	DTC Transfer Request Enable Register n (DTCERn) (n = 026 to 255)	364
14.2.8	DMAC Trigger Select Register m (DMRSRm) (m = DMAC channel number)	365
14.2.9	IRQ Control Register i (IRQCRi) (i = 0 to 15)	366
14.2.10	IRQ Pin Digital Filter Enable Register 0 (IRQFLTE0)	367
14.2.11	IRQ Pin Digital Filter Enable Register 1 (IRQFLTE1)	368
14.2.12	IRQ Pin Digital Filter Setting Register 0 (IRQFLTC0)	369
14.2.13	IRQ Pin Digital Filter Setting Register 1 (IRQFLTC1)	370
14.2.14	Non-Maskable Interrupt Status Register (NMISR)	371
14.2.15	Non-Maskable Interrupt Enable Register (NMIER)	373
14.2.16	Non-Maskable Interrupt Status Clear Register (NMICLR)	375
14.2.17	NMI Pin Interrupt Control Register (NMICR)	375
14.2.18	NMI Pin Digital Filter Enable Register (NMIFLTE)	376
14.2.19	NMI Pin Digital Filter Setting Register (NMIFLTC)	376
14.2.20	Group BE0 Interrupt Request Register (GRPBE0), Group BL0/BL1 Interrupt Request Register (GRPBL0/GRPBL1), Group AL0 Interrupt Request Register (GRPAL0)	377
14.2.21	Group BE0 Interrupt Request Enable Register (GENBE0), Group BL0/BL1 Interrupt Request Enable Register (GENBL0/GENBL1), Group AL0 Interrupt Request Enable Register (GENAL0)	379
14.2.22	Group BE0 Interrupt Clear Register (GCRBE0)	381
14.2.23	Software Configurable Interrupt A Request Register k (PIARk) (k = 0h to 12h)	383
14.2.24	Software Configurable Interrupt A Source Select Register n (SLIARn) (n = 208 to 255)	384
14.2.25	Software Configurable Interrupt Source Select Register Write Protect Register (SLIPRCR)	389
14.3	Vector Table	390
14.3.1	Interrupt Vector Table	390

14.3.2	Fast Interrupt Vector Area	397
14.3.3	Non-maskable Interrupt Vector Area	397
14.4	Types of Interrupts	398
14.4.1	Peripheral Interrupts	398
14.4.2	Software Interrupts	398
14.4.3	External Pin Interrupt	398
14.4.4	Group Interrupts	399
14.4.5	Software Configurable Interrupts	401
14.4.5.1	Software Configurable Interrupt A	402
14.4.6	Non-Maskable Interrupts	402
14.5	Interrupt Detection	403
14.5.1	Edge Detection	403
14.5.2	Level Detection	405
14.5.3	Group Interrupts Using Edge Detection	407
14.5.4	Group Interrupts Using Level Detection	410
14.5.5	Software Configurable Interrupts	412
14.6	Determining Priority of Interrupt Requests	412
14.7	Interrupt Setting Procedure	413
14.7.1	Enabling Interrupt Requests	413
14.7.2	Disabling Interrupt Requests	413
14.7.3	Selecting Interrupt Request Destination	413
14.7.3.1	Interrupt Request Destination Setting Procedure	413
14.7.3.2	Operations When the DTC/DMAC Selected	415
14.7.3.3	Changing the Interrupt Request Destination	415
14.7.4	Setting the External Pin Interrupt	416
14.7.5	Setting Non-Maskable Interrupts	416
14.7.6	Digital Filter	417
14.7.7	Setting Software Configurable Interrupts	417
14.7.7.1	Polling for Software Configurable Interrupts	418
14.8	Multiple Interrupt	418
14.9	Fast interrupt	418
14.10	Exiting Low Power Consumption State	419
14.10.1	Exiting Sleep Mode	419
14.10.2	Exiting All-Module Clock Stop Mode	419
14.10.3	Exiting Software Standby Mode	420
14.11	Usage Notes	420
14.11.1	Notes on the WAIT instruction When Using the Non-Maskable Interrupt	420
14.11.2	Interrupt Requests in Software Standby Mode	420
15.	Buses	421
15.1	Overview	421
15.2	Description of Buses	423

15.2.1	CPU Buses	423
15.2.2	Memory Buses	423
15.2.3	Internal Main Buses	423
15.2.4	Internal Peripheral Buses	424
15.2.5	Write Buffer Function (Internal Peripheral Bus)	425
15.2.6	External Bus	426
15.2.7	Parallel Operation	428
15.2.8	Bus Settings	428
15.2.9	Restrictions	429
15.3	Register Descriptions	430
15.3.1	CSn Control Register (CSnCR) (n = 0 to 3)	430
15.3.2	CSn Recovery Cycle Register (CSnREC) (n = 0 to 3)	431
15.3.3	CS Recovery Cycle Insertion Enable Register (CSRECEN)	433
15.3.4	CSn Mode Register (CSnMOD) (n = 0 to 3)	435
15.3.5	CSn Wait Control Register 1 (CSnWCR1) (n = 0 to 3)	437
15.3.6	CSn Wait Control Register 2 (CSnWCR2) (n = 0 to 3)	440
15.3.7	Bus Error Status Clear Register (BERCLR)	443
15.3.8	Bus Error Monitoring Enable Register (BEREN)	443
15.3.9	Bus Error Status Register 1 (BERSR1)	444
15.3.10	Bus Error Status Register 2 (BERSR2)	444
15.3.11	Bus Priority Control Register (BUSPRI)	445
15.4	Endian and Data Alignment	447
15.4.1	Data Alignment Control for CS Area	447
15.5	Operation of CS Area Controller	452
15.5.1	Separate Bus	452
15.5.2	Address/Data Multiplexed Bus	465
15.5.3	External Wait Function	468
15.5.4	Insertion of Recovery Cycles	470
15.5.5	No Access State	473
15.5.6	Write Buffer Function (External Bus)	474
15.5.7	Limitations	474
15.6	Bus Error Monitoring Section	476
15.6.1	Types of Bus Error	476
15.6.1.1	Illegal Address Access	476
15.6.1.2	Timeout	476
15.6.2	Operations When a Bus Error Occurs	476
15.6.3	Conditions Leading to Bus Errors	477
15.7	Interrupt	477
15.7.1	Interrupt Source	477
16.	Memory-Protection Unit (MPU)	478
16.1	Overview	478

16.1.1	Types of Access Control	480
16.1.2	Regions for Access Control	480
16.1.3	Background Region	480
16.1.4	Overlap between Regions	480
16.1.5	Instructions and Data that Span Regions	480
16.2	Register Descriptions	481
16.2.1	Region-n Start Page Number Register (RSPAGEn) (n = 0 to 7)	481
16.2.2	Region-n End Page Number Register (REPAGEn) (n = 0 to 7)	482
16.2.3	Memory-Protection Enable Register (MPEN)	483
16.2.4	Background Access Control Register (MPBAC)	484
16.2.5	Memory-Protection Error Status-Clearing Register (MPECLR)	485
16.2.6	Memory-Protection Error Status Register (MPESTS)	486
16.2.7	Data Memory-Protection Error Address Register (MPDEA)	487
16.2.8	Region Search Address Register (MPSA)	487
16.2.9	Region Search Operation Register (MPOPS)	488
16.2.10	Region Invalidation Operation Register (MPOPI)	488
16.2.11	Instruction-Hit Region Register (MHITI)	489
16.2.12	Data-Hit Region Register (MHITD)	491
16.3	Functions	493
16.3.1	Memory Protection	493
16.3.2	Region Search	493
16.3.3	Protection of Registers Related to the Memory-Protection Unit	493
16.3.4	Flow for Determination of Access by the Memory-Protection Function	494
16.4	Procedures for Using Memory Protection	496
16.4.1	Setting Access-Control Information	496
16.4.2	Enabling Memory Protection	496
16.4.3	Transition to User Mode	496
16.4.4	Processing in Response to Memory-Protection Errors	497
17.	DMA Controller (DMACAa)	498
17.1	Overview	498
17.2	Register Descriptions	500
17.2.1	DMA Source Address Register (DMSAR)	500
17.2.2	DMA Destination Address Register (DMDAR)	500
17.2.3	DMA Transfer Count Register (DMCRA)	501
17.2.4	DMA Block Transfer Count Register (DMCRB)	502
17.2.5	DMA Transfer Mode Register (DMTMD)	503
17.2.6	DMA Interrupt Setting Register (DMINT)	504
17.2.7	DMA Address Mode Register (DMAMD)	506
17.2.8	DMA Offset Register (DMOFR)	509
17.2.9	DMA Transfer Enable Register (DMCNT)	509
17.2.10	DMA Software Start Register (DMREQ)	510

17.2.11	DMA Status Register (DMSTS)	511
17.2.12	DMA Request Source Flag Control Register (DMCSL)	512
17.2.13	DMAC Module Start Register (DMAST)	513
17.2.14	DMAC74 Interrupt Status Monitor Register (DMIST)	514
17.3	Operation	515
17.3.1	Transfer Mode	515
17.3.2	Extended Repeat Area Function	519
17.3.3	Address Update Function using Offset	521
17.3.4	Request Sources	525
17.3.5	Operation Timing	526
17.3.6	DMAC Execution Cycles	527
17.3.7	Activating the DMAC	528
17.3.8	Starting DMA Transfer	529
17.3.9	Registers during DMA Transfer	529
17.3.10	Channel Priority	530
17.4	Ending DMA Transfer	531
17.4.1	Transfer End by Completion of Specified Total Number of Transfer Operations	531
17.4.2	Transfer End by Repeat Size End Interrupt	531
17.4.3	Transfer End by Interrupt on Extended Repeat Area Overflow	531
17.5	Interrupts	532
17.6	Event Link	534
17.7	Low-Power Consumption Function	535
17.8	Usage Notes	536
17.8.1	DMA Transfer to External Devices	536
17.8.2	DMA Transfer to Peripheral Modules	536
17.8.3	Access to the Registers during DMA Transfer	536
17.8.4	DMA Transfer to Reserved Areas	536
17.8.5	Interrupt Request by the DMA Request Source Flag Control Register (DMCSL) at the End of Each Transfer	536
17.8.6	Setting of DMAC Trigger Select Register of the Interrupt Controller (ICU.DMRSRm)	536
17.8.7	Suspending or Restarting DMA Transfer	536
18.	Data Transfer Controller (DTCa)	537
18.1	Overview	537
18.2	Register Descriptions	539
18.2.1	DTC Mode Register A (MRA)	539
18.2.2	DTC Mode Register B (MRB)	540
18.2.3	DTC Transfer Source Register (SAR)	541
18.2.4	DTC Transfer Destination Register (DAR)	541
18.2.5	DTC Transfer Count Register A (CRA)	542
18.2.6	DTC Transfer Count Register B (CRB)	543
18.2.7	DTC Control Register (DTCCR)	543

18.2.8	DTC Vector Base Register (DTCVBR)	544
18.2.9	DTC Address Mode Register (DTCADM0D)	544
18.2.10	DTC Module Start Register (DTCST)	545
18.2.11	DTC Status Register (DTCSTS)	546
18.3	Request Sources	547
18.3.1	Allocating Transfer Information and DTC Vector Table	547
18.4	Operation	549
18.4.1	Transfer Information Read Skip Function	551
18.4.2	Transfer Information Write-Back Skip Function	552
18.4.3	Normal Transfer Mode	553
18.4.4	Repeat Transfer Mode	554
18.4.5	Block Transfer Mode	555
18.4.6	Chain Transfer	556
18.4.7	Operation Timing	557
18.4.8	Execution Cycles of the DTC	560
18.4.9	DTC Bus Mastership Release Timing	560
18.5	DTC Setting Procedure	561
18.6	Examples of DTC Usage	562
18.6.1	Normal Transfer	562
18.6.2	Chain Transfer When the Counter is 0	563
18.7	Interrupt Source	564
18.8	Event Link	564
18.9	Low Power Consumption Function	565
18.10	Usage Notes	566
18.10.1	Start Address of Transfer Information	566
18.10.2	Allocating Transfer Information	566
18.10.3	Setting the DTC Transfer Request Enable Register in the Interrupt Controller (ICU.DTCERn)	567
19.	Event Link Controller (ELC)	568
19.1	Overview	568
19.2	Register Descriptions	569
19.2.1	Event Link Control Register (ELCR)	569
19.2.2	Event Link Setting Register n (ELSRn) (n = 0, 3, 4, 7, 10 to 13, 15, 16, 18 to 28, 30, 31, 45 to 58)	570
19.2.3	Event Link Option Setting Register A (ELOPA)	577
19.2.4	Event Link Option Setting Register B (ELOPB)	577
19.2.5	Event Link Option Setting Register C (ELOPC)	578
19.2.6	Event Link Option Setting Register D (ELOPD)	578
19.2.7	Event Link Option Setting Register E (ELOPE)	579
19.2.8	Port Group Setting Register n (PGRn) (n = 1, 2)	580
19.2.9	Port Group Control Register n (PGCn) (n = 1, 2)	581
19.2.10	Port Buffer Register n (PDBFn) (n = 1, 2)	582

19.2.11	Event Link Port Setting Register m (PELm) (m = 0 to 3)	583
19.2.12	Event Link Software Event Generation Register (ELSEGR)	584
19.3	Operation	585
19.3.1	Relation between Interrupt Handling and Event Linking	585
19.3.2	Event Linkage	586
19.3.3	Operation of Peripheral Timer Modules When Event Signal is Input	587
19.3.4	Operation of GPTW When Event Signal is Input	587
19.3.5	Operation of A/D and D/A Converters When Event Signal is Input	587
19.3.6	I/O Port Operation When Event Signal is Input and Event Generation	588
19.3.7	Example of Procedure for Linking Events	592
19.4	Usage Notes	593
19.4.1	Setting ELSRn Register	593
19.4.2	Setting Bit-Rotating Operation of Output Port Groups	593
19.4.3	Linking DMA/DTC Transfer End Signal as Event	593
19.4.4	Clock Settings	593
19.4.5	Module Stop Function Setting	593
20.	I/O Ports	594
20.1	Overview	594
20.2	I/O Port Configuration	598
20.3	Register Descriptions	604
20.3.1	Port Direction Register (PDR)	604
20.3.2	Port Output Data Register (PODR)	605
20.3.3	Port Input Register (PIDR)	606
20.3.4	Port Mode Register (PMR)	607
20.3.5	Open-Drain Control Register 0 (ODR0)	608
20.3.6	Open-Drain Control Register 1 (ODR1)	609
20.3.7	Pull-Up Resistor Control Register (PCR)	610
20.3.8	Drive Capacity Control Register (DSCR)	611
20.3.9	Drive Capacity Control Register 2 (DSCR2)	612
20.4	Usage Notes	613
20.4.1	Initialization of the Port Direction Register (PDR)	613
20.4.2	Settings when PH0 and PH4 are to be Used as General Purpose Input Port Pins	618
20.4.3	Handling of Unused Pins	619
21.	Multi-Function Pin Controller (MPC)	620
21.1	Overview	620
21.2	Register Descriptions	637
21.2.1	Write-Protect Register (PWPR)	637
21.2.2	P0n Pin Function Control Register (P0nPFS) (n = 0, 1)	638
21.2.3	P1n Pin Function Control Registers (P1nPFS) (n = 0 to 7)	639
21.2.4	P2n Pin Function Control Registers (P2nPFS) (n = 0 to 7)	641
21.2.5	P3n Pin Function Control Registers (P3nPFS) (n = 0 to 5)	644

21.2.6	P4n Pin Function Control Registers (P4nPFS) (n = 0 to 7)	646
21.2.7	P5n Pin Function Control Registers (P5nPFS) (n = 0 to 5)	647
21.2.8	P6n Pin Function Control Registers (P6nPFS) (n = 0 to 5)	648
21.2.9	P7n Pin Function Control Registers (P7nPFS) (n = 0 to 6)	649
21.2.10	P8n Pin Function Control Registers (P8nPFS) (n = 0 to 2)	650
21.2.11	P9n Pin Function Control Registers (P9nPFS) (n = 0 to 6)	651
21.2.12	PAn Pin Function Control Registers (PAnPFS) (n = 0 to 7)	652
21.2.13	PBn Pin Function Control Registers (PBnPFS) (n = 0 to 7)	654
21.2.14	PCn Pin Function Control Register (PCnPFS) (n = 0 to 6)	656
21.2.15	PDn Pin Function Control Register (PDnPFS) (n = 0 to 7)	658
21.2.16	PEn Pin Function Control Register (PEnPFS) (n = 0 to 6)	661
21.2.17	PFn Pin Function Control Register (PFnPFS) (n = 0 to 3)	663
21.2.18	PGn Pin Function Control Register (PGnPFS) (n = 0 to 2)	664
21.2.19	PHn Pin Function Control Registers (PHnPFS) (n = 0 to 7)	665
21.2.20	PKn Pin Function Control Register (PKnPFS) (n = 0 to 2)	666
21.2.21	CS Output Enable Register (PFCSE)	667
21.2.22	CS Output Pin Select Register 0 (PFCSS0)	668
21.2.23	Address Output Enable Register 0 (PFAOE0)	669
21.2.24	Address Output Enable Register 1 (PFAOE1)	670
21.2.25	External Bus Control Register 0 (PFBCR0)	671
21.2.26	External Bus Control Register 1 (PFBCR1)	672
21.2.27	External Bus Control Register 2 (PFBCR2)	672
21.2.28	External Bus Control Register 3 (PFBCR3)	673
21.2.29	External Bus Control Register 4 (PFBCR4)	673
21.3	How to Set the External Bus Interface	674
21.4	Usage Notes	677
21.4.1	Procedure for Specifying Input/Output Pin Function	677
21.4.2	Notes on MPC Register Setting	677
21.4.3	Notes on the Use of Analog Functions	678
21.4.4	Notes on Controlling the Switch to General I/O Port Pin Operation by POE3	678
21.4.5	Notes on Inverting Input/Output Function for the MTU and GPTW Input/Output Pins	679
22.	Multi-Function Timer Pulse Unit 3 (MTU3d)	681
22.1	Overview	681
22.2	Register Descriptions	687
22.2.1	Timer Control Register (TCR)	687
22.2.2	Timer Control Register 2 (TCR2)	689
22.2.3	Timer Mode Register 1 (TMDR1)	693
22.2.4	Timer Mode Register 2m (TMDR2m) (m = A, B)	695
22.2.5	Timer Mode Register 3 (TMDR3)	696
22.2.6	Timer I/O Control Register (TIOR)	697
22.2.7	Timer Compare Match Clear Register (TCNTCMPCLR)	714

22.2.8	Timer Interrupt Enable Register (TIER)	715
22.2.9	Timer Status Register (TSR)	718
22.2.10	Timer Buffer Operation Transfer Mode Register (TBTM)	719
22.2.11	Timer Input Capture Control Register (TICCR)	720
22.2.12	Timer Synchronous Clear Register (TSYCR)	721
22.2.13	Timer Counter (TCNT)	722
22.2.14	Timer Longword Counter (TCNTLW)	722
22.2.15	Timer General Register m (TGRm) (m = A, B, C, D, E, F, U, V, W)	723
22.2.16	Timer Longword General Register m (TGRmLW) (m = A, B)	723
22.2.17	Timer Start Registers (TSTRA, TSTRB, TSTR)	724
22.2.18	Timer Synchronous Register m (TSYRm) (m = A, B)	726
22.2.19	Timer Counter Synchronous Start Register (TCSYSTR)	728
22.2.20	Timer Read/Write Enable Register m (TRWERm) (m = A, B)	730
22.2.21	Timer Output Master Enable Register m (TOERM) (m = A, B)	731
22.2.22	Timer Output Control Register 1m (TOCR1m) (m = A, B)	733
22.2.23	Timer Output Control Register 2m (TOCR2m) (m = A, B)	735
22.2.24	Timer Output Level Buffer Register m (TOLBRm) (m = A, B)	738
22.2.25	Timer Gate Control Register m (TGCRm) (m = A, B)	739
22.2.26	Timer Subcounter m (TCNTSm) (m = A, B)	740
22.2.27	Timer Period Data Register m (TCDRm) (m = A, B)	740
22.2.28	Timer Period Buffer Register m (TCBRm) (m = A, B)	741
22.2.29	Timer Dead Time Data Register m (TDDRm) (m = A, B)	741
22.2.30	Timer Dead Time Enable Register m (TDERm) (m = A, B)	742
22.2.31	Timer Buffer Transfer Set Register m (TBTERm) (m = A, B)	743
22.2.32	Timer Waveform Control Register m (TWCRm) (m = A, B)	744
22.2.33	Noise Filter Control Register n (NFCRn) (n = 0 to 4, 6, 7, 9, C)	746
22.2.34	Noise Filter Control Register 5 (NFCR5)	748
22.2.35	Timer A/D Conversion Start Request Control Register (TADCR)	749
22.2.36	Timer A/D Conversion Start Request Cycle Set Register m (TADCORm) (m = A, B)	753
22.2.37	Timer A/D Conversion Start Request Cycle Set Buffer Register m (TADCOBRm) (m = A, B)	753
22.2.38	Timer Interrupt Skipping Mode Register m (TITMRm) (m = A, B)	754
22.2.39	Timer Interrupt Skipping Set Register 1m (TITCR1m) (m = A, B)	755
22.2.40	Timer Interrupt Skipping Counter 1m (TITCNT1m) (m = A, B)	757
22.2.41	Timer Interrupt Skipping Set Register 2m (TITCR2m) (m = A, B)	759
22.2.42	Timer Interrupt Skipping Counter 2m (TITCNT2m) (m = A, B)	761
22.2.43	A/D Conversion Start Request Select Register 0 (TADSTRGR0)	763
22.2.44	A/D Conversion Start Request Select Register 1 (TADSTRGR1)	763
22.3	Operation	765
22.3.1	Basic Functions	765
22.3.2	Synchronous Operation	771

22.3.3	Buffer Operation	773
22.3.4	Cascaded Operation	777
22.3.5	PWM Modes	782
22.3.6	Phase Counting Mode	787
22.3.6.1	16-Bit Phase Counting Mode	787
22.3.6.2	Cascade Connection 32-Bit Phase Counting Mode	798
22.3.7	Reset-Synchronized PWM Mode	799
22.3.8	Complementary PWM Mode	802
22.3.9	A/D Conversion Start Request Delaying Function	844
22.3.10	Synchronous Operation of MTU0 to MTU4, MTU6, MTU7, and MTU9	850
22.3.11	External Pulse Width Measurement	853
22.3.12	Dead Time Compensation	854
22.3.13	TCNTU, TCNTV, and TCNTW Capture at Crest and/or Trough in Complementary PWM Mode	856
22.3.14	Noise Filter Function	857
22.3.15	A/D Conversion Start Request Frame Synchronization Signal	857
22.4	Interrupt Sources	858
22.4.1	Interrupt Sources and Priorities	858
22.4.2	DTC/DMAC Trigger Sources	860
22.4.3	A/D Converter Trigger Sources	861
22.5	Operation Timing	863
22.5.1	Input/Output Timing	863
22.5.2	Interrupt Signal Timing	869
22.6	Usage Notes	872
22.6.1	Module Stop Function Setting	872
22.6.2	Count Clock Restrictions	872
22.6.3	Note on Period Setting	872
22.6.4	Contention between TCNT Write and Clear Operations	873
22.6.5	Contention between TCNT Write and Increment Operations	873
22.6.6	Contention between TGR Write Operation and Compare Match	874
22.6.7	Contention between Buffer Register Write Operation and Compare Match	874
22.6.8	Contention between Buffer Register Write and TCNT Clear Operations	875
22.6.9	Contention between TGR Read Operation and Input Capture	875
22.6.10	Contention between TGR Write Operation and Input Capture	876
22.6.11	Contention between Buffer Register Write Operation and Input Capture	877
22.6.12	Contention between MTU2.TCNT Write Operation and Overflow/Underflow in Cascaded Operation	878
22.6.13	Counter Value When Count Operation is Stopped in Complementary PWM Mode	879
22.6.14	Buffer Operation Setting in Complementary PWM Mode	879
22.6.15	Buffer Operation and Compare Match in Reset-Synchronized PWM Mode	880
22.6.16	Overflow in Reset-Synchronized PWM Mode	881
22.6.17	Contention between Overflow/Underflow and Counter Clearing	882

22.6.18	Contention between TCNT Write Operation and Overflow/Underflow	882
22.6.19	Note on Transition from Normal Mode or PWM Mode 1 to Reset-Synchronized PWM Mode	883
22.6.20	Output Level in Complementary PWM Mode and Reset-Synchronized PWM Mode	883
22.6.21	Simultaneous Input Capture in MTU1.TCNT and MTU2.TCNT in Cascade Connection	883
22.6.22	Interrupt Skipping Function 2	884
22.6.23	Notes When Complementary PWM Mode Output Protection Function is Not Used	884
22.6.24	Notes Regarding Timer Counter (MTU5.TCNT) and Timer General Register (MTU5.TGR)	884
22.6.25	Notes to Prevent Malfunctions in Synchronous Clearing for Complementary PWM Mode ...	885
22.6.26	Notes on Timer Mode Register Setting for ELC Event Input	886
22.6.27	Continuous Output of Interrupt Signal in Response to a Compare Match	887
22.6.28	Usage Notes on A/D Conversion Start Request Delaying Function in Complementary PWM Mode	887
22.7	MTU Output Pin Initialization	889
22.7.1	Operating Modes	889
22.7.2	Operation in Case of Re-Setting Due to Error during Operation	889
22.7.3	Overview of Initialization Procedures and Mode Transitions in Case of Error during Operation	890
22.8	Operations Linked by the ELC	916
22.8.1	Event Signal Output to the ELC	916
22.8.2	MTU Operations in Response to Receiving Event Signals from the ELC	916
22.8.3	Usage Notes on MTU Operation by Event Signal Reception from the ELC	917
23.	Port Output Enable 3 (POE3B)	918
23.1	Overview	918
23.2	Register Descriptions	923
23.2.1	Input Level Control/Status Register 1 (ICSR1)	923
23.2.2	Input Level Control/Status Register 2 (ICSR2)	925
23.2.3	Input Level Control/Status Register 3 (ICSR3)	927
23.2.4	Input Level Control/Status Register 4 (ICSR4)	929
23.2.5	Input Level Control/Status Register 5 (ICSR5)	931
23.2.6	Input Level Control/Status Register 6 (ICSR6)	933
23.2.7	Input Level Control/Status Register 7 (ICSR7)	934
23.2.8	Input Level Control/Status Register 8 (ICSR8)	936
23.2.9	Input Level Control/Status Register 9 (ICSR9)	938
23.2.10	Input Level Control/Status Register 10 (ICSR10)	940
23.2.11	Output Level Control/Status Register 1 (OCSR1)	942
23.2.12	Output Level Control/Status Register 2 (OCSR2)	943
23.2.13	Output Level Control/Status Register 3 (OCSR3)	944
23.2.14	Output Level Control/Status Register 4 (OCSR4)	945
23.2.15	Output Level Control/Status Register 5 (OCSR5)	947
23.2.16	Active Level Setting Register 1 (ALR1)	948

23.2.17	Active Level Setting Register 2 (ALR2)	949
23.2.18	Active Level Setting Register 3 (ALR3)	951
23.2.19	Active Level Setting Register 4 (ALR4)	952
23.2.20	Active Level Setting Register 5 (ALR5)	954
23.2.21	Software Port Output Enable Register (SPOER)	955
23.2.22	Port Output Enable Control Register 1 (POECR1)	957
23.2.23	Port Output Enable Control Register 2 (POECR2)	958
23.2.24	Port Output Enable Control Register 3 (POECR3)	960
23.2.25	Port Output Enable Control Register 4 (POECR4)	962
23.2.26	Port Output Enable Control Register 4B (POECR4B)	964
23.2.27	Port Output Enable Control Register 5 (POECR5)	966
23.2.28	Port Output Enable Control Register 6 (POECR6)	968
23.2.29	Port Output Enable Control Register 6B (POECR6B)	970
23.2.30	Port Output Enable Control Register 7 (POECR7)	972
23.2.31	Port Output Enable Control Register 8 (POECR8)	973
23.2.32	Port Output Enable Control Register 9 (POECR9)	975
23.2.33	Port Output Enable Control Register 10 (POECR10)	977
23.2.34	Port Output Enable Control Register 11 (POECR11)	979
23.2.35	Port Mode Mask Control Register 0 (PMMCR0)	981
23.2.36	Port Mode Mask Control Register 1 (PMMCR1)	983
23.2.37	Port Mode Mask Control Register 2 (PMMCR2)	986
23.2.38	Port Mode Mask Control Register 3 (PMMCR3)	990
23.2.39	Port Output Enable Comparator Output Detection Flag Register (POECMPFR)	991
23.2.40	Port Output Enable Comparator Request Select Register (POECMPSEL)	992
23.2.41	Port Output Enable Comparator Request Extended Selection Register m (POECMPExm) (m = 0 to 8)	993
23.2.42	MTU0 Pin Select Register 1 (M0SELR1)	995
23.2.43	MTU0 Pin Select Register 2 (M0SELR2)	996
23.2.44	MTU3 Pin Select Register (M3SELR)	997
23.2.45	MTU4 Pin Select Register 1 (M4SELR1)	998
23.2.46	MTU4 Pin Select Register 2 (M4SELR2)	999
23.2.47	MTU6 Pin Select Register (M6SELR)	1000
23.2.48	MTU7 Pin Select Register 1 (M7SELR1)	1001
23.2.49	MTU7 Pin Select Register 2 (M7SELR2)	1002
23.2.50	MTU9 Pin Select Register 1 (M9SELR1)	1003
23.2.51	MTU9 Pin Select Register 2 (M9SELR2)	1004
23.2.52	GPTW0 Pin Select Register (G0SELR)	1005
23.2.53	GPTW1 Pin Select Register (G1SELR)	1006
23.2.54	GPTW2 Pin Select Register (G2SELR)	1007
23.2.55	GPTW3 Pin Select Register (G3SELR)	1008
23.2.56	GPTW4 Pin Select Register (G4SELR)	1009

23.2.57	GPTW5 Pin Select Register (G5SELR)	1010
23.2.58	GPTW6 Pin Select Register (G6SELR)	1011
23.2.59	GPTW7 Pin Select Register (G7SELR)	1012
23.2.60	GPTW8 Pin Select Register (G8SELR)	1013
23.2.61	GPTW9 Pin Select Register (G9SELR)	1014
23.3	Operation	1015
23.3.1	MTU/GPTW Pin Selection	1045
23.3.2	Input-Level Detection Operation	1047
23.3.3	Output-Level Compare Operation	1048
23.3.4	Output Disabling Control Using Registers	1049
23.3.5	Output Disabling Control through Detection of Oscillation Stop	1049
23.3.6	Output Disabling Control through Detection of the Comparator Output	1049
23.3.7	Additional Functions for Output Disabling Control	1049
23.3.8	Control in Response to an Output Disabling Request	1050
23.3.9	Recover from Output Disabled State	1050
23.4	POE Setting Procedure	1051
23.5	Interrupts	1052
23.6	Usage Notes	1053
23.6.1	Transition to Low Power Consumption Mode	1053
23.6.2	Output Disabling Control When the MTU and GPTW Pins are Not Selected	1053
23.6.3	When the POE is Not Used	1053
23.6.4	Setting the Active Level When the Inverting Output Is Set for the MTU and GPTW	1053
23.6.5	Reading the Pins When in High-Impedance State	1053
23.6.6	Notes for Using POE and POEG Together	1053
24.	General PWM Timer (GPTW)	1054
24.1	Overview	1054
24.2	Register Descriptions	1058
24.2.1	General PWM Timer Write-Protection Register (GTWP)	1058
24.2.2	General PWM Timer Software Start Register (GTSTR)	1061
24.2.3	General PWM Timer Software Stop Register (GTSTP)	1062
24.2.4	General PWM Timer Software Clear Register (GTCLR)	1063
24.2.5	General PWM Timer Start Source Select Register (GTSSR)	1064
24.2.6	General PWM Timer Stop Source Select Register (GTPSR)	1066
24.2.7	General PWM Timer Clear Source Select Register (GTCSR)	1068
24.2.8	General PWM Timer Count-Up Source Select Register (GTUPSR)	1070
24.2.9	General PWM Timer Count-Down Source Select Register (GTDNSR)	1072
24.2.10	General PWM Timer Input Capture Source Select Register A (GTICASR)	1074
24.2.11	General PWM Timer Input Capture Source Select Register B (GTICBSR)	1077
24.2.12	General PWM Timer Control Register (GTCR)	1080
24.2.13	General PWM Timer Count Direction and Duty Setting Register (GTUDDTYC)	1082
24.2.14	General PWM Timer I/O Control Register (GTIOR)	1085

24.2.15	General PWM Timer Interrupt Output Setting Register (GTINTAD)	1088
24.2.16	General PWM Timer Status Register (GTST)	1091
24.2.17	General PWM Timer Buffer Enable Register (GTBER)	1095
24.2.18	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register (GTITC)	1099
24.2.19	General PWM Timer Counter (GTCNT)	1101
24.2.20	General PWM Timer Compare Capture Register m (GTCCRm) (m = A to F)	1102
24.2.21	General PWM Timer Period Setting Register (GTPR)	1103
24.2.22	General PWM Timer Period Setting Buffer Register (GTPBR)	1103
24.2.23	General PWM Timer Period Setting Double-Buffer Register (GTPDBR)	1104
24.2.24	A/D Converter Start Request Timing Register m (GTADTRm) (m = A, B)	1104
24.2.25	A/D Converter Start Request Timing Buffer Register m (GTADTBRm) (m = A, B)	1105
24.2.26	A/D Converter Start Request Timing Double-Buffer Register m (GTADTDBRm) (m = A, B)	1105
24.2.27	General PWM Timer Dead Time Control Register (GTDTCR)	1106
24.2.28	General PWM Timer Dead Time Value Register m (GTDVm) (m = U, D)	1107
24.2.29	General PWM Timer Dead Time Value Buffer Register m (GTDBm) (m = U, D)	1108
24.2.30	General PWM Timer Output Protection Function Status Register (GTSOS)	1109
24.2.31	General PWM Timer Output Protection Function Temporary Release Register (GTSOTR)	1110
24.2.32	General PWM Timer A/D Converter Start Request Signal Monitoring Register (GTADSMR)	1111
24.2.33	General PWM Timer Extended Interrupt Skipping Counter Control Register (GTEITC)	1113
24.2.34	General PWM Timer Extended Interrupt Skipping Setting Register 1 (GTEITLI1)	1116
24.2.35	General PWM Timer Extended Interrupt Skipping Setting Register 2 (GTEITLI2)	1118
24.2.36	General PWM Timer Extended Buffer Transfer Skipping Setting Register (GTEITLB)	1120
24.2.37	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register (GTSECSR)	1122
24.2.38	General PWM Timer Operation Enable Bit Simultaneous Control Register (GTSECR)	1123
24.3	Operation	1125
24.3.1	Basic Operation	1125
24.3.1.1	Counter Operation	1125
24.3.1.2	Waveform Output by Compare Match	1132
24.3.1.3	Input Capture Function	1136
24.3.2	Buffer Operation	1140
24.3.2.1	GTPR Register Buffer Operation	1140
24.3.2.2	Buffer Operation for the GTCCRA and GTCCRB Registers	1143
24.3.2.3	Buffer Operation for the GTADTRA and GTADTRB Registers	1149
24.3.3	PWM Output Operating Mode	1152
24.3.4	Automatic Dead Time Setting Function	1164
24.3.5	Count Direction Changing Function	1169
24.3.6	Duty Cycle 0%/100% Output Function	1170

24.3.7	Hardware Count Start/Count Stop and Clear Operation	1172
24.3.7.1	Hardware Start Operation	1172
24.3.7.2	Hardware Stop Operation	1175
24.3.7.3	Hardware Clear Operation	1180
24.3.8	Synchronous Operation	1186
24.3.8.1	Synchronous Operation by Software	1186
24.3.8.2	Synchronous Operation by Hardware Source	1188
24.3.9	PWM Output Operation Examples	1190
24.3.10	Phase Counting Mode	1196
24.4	Interrupt Sources	1204
24.4.1	Interrupt Sources and Priorities	1204
24.4.2	DMAC/DTC Activation	1207
24.4.3	Interrupt and A/D Conversion Start Request Skipping Function	1207
24.4.3.1	Interrupt Skipping Function by GTITC Register	1207
24.4.3.2	Extended Interrupt Skipping Function	1211
24.5	A/D Converter Start Request	1223
24.6	Operations Linked by the ELC	1227
24.6.1	Event Signal Output to the ELC	1227
24.6.2	GPTW Operations in Response to Receiving Event Signals from the ELC	1227
24.7	Noise Filter Function	1228
24.8	Protection Function	1229
24.8.1	Write-Protection for Registers	1229
24.8.2	Disabling of Buffer Operation	1229
24.8.2.1	Simultaneous Control of Buffer Operations of Multiple Channels	1231
24.8.2.2	Repeated Double-Buffered Operation When Disabling GTCCR Buffer Transfer	1233
24.8.3	GTIOCNm Pin Output Negate Control (n = 0 to 9; m = A, B)	1239
24.8.4	Output Protection Function for GTIOCNm Pin Output (n = 0 to 9; m = A, B)	1240
24.9	Initialization Method of Output Pins	1246
24.9.1	Pin Settings after Reset	1246
24.9.2	Pin Initialization Due to Error during Operation	1246
24.10	Usage Notes	1247
24.10.1	Module Stop Function Setting	1247
24.10.2	Settings of the GTCCRM Register during Compare Match Operation (m = A to F)	1247
24.10.3	Setting Range of the GTCNT Counter	1248
24.10.4	The GTCNT Counter Start/Stop	1248
24.10.5	Order of Priority in Events	1249
25.	High Resolution PWM Waveform Generation Circuit (HRPWM)	1250
25.1	Overview	1250
25.2	Register Descriptions	1252
25.2.1	HRPWM Operation Control Register (HROCR)	1252
25.2.2	HRPWM Operation Control Register 2 (HROCR2)	1253

25.2.3	GTIOCnA Pin Rising Edge Adjustment Register (HRREARnA) (n = 0 to 3)	1254
25.2.4	GTIOCnA Pin Falling Edge Adjustment Register (HRFEARnA) (n = 0 to 3)	1255
25.2.5	GTIOCnB Pin Rising Edge Adjustment Register (HRREARnB) (n = 0 to 3)	1256
25.2.6	GTIOCnB Pin Falling Edge Adjustment Register (HRFEARnB) (n = 0 to 3)	1257
25.3	Operation	1258
25.3.1	Adjustment to the Timing of Rising and Falling Edges in PWM Waveforms	1258
25.3.2	Transfer Timing of HRREARnA, HRREARnB, HRFEARnA, and HRFEARnB Register Settings (n = 0 to 3)	1260
25.4	Usage Notes	1262
25.4.1	Settings for the Module-Stop Function	1262
25.4.2	Note on Selecting Timer Prescaler in the GTCNT Counter While Using the HRPWM	1262
25.4.3	Notes on Delay Settings for HRPWM	1262
26.	GPTW Port Output Enable (POEG)	1263
26.1	Overview	1263
26.2	Register Descriptions	1266
26.2.1	POEG Group n Setting Register (POEGGn) (n = A to D)	1266
26.2.2	GPTW Output Stopping Control Group n Write Protection Register (GTONCWPn) (n = A to D)	1268
26.2.3	GPTW Output Stopping Control Group n Controlling Register (GTONCCRn) (n = A to D)	1269
26.3	Operation	1270
26.3.1	Request to Stop Output in Response to Detection of Input Level on the Corresponding GTETRGN Pin (n = A to D)	1270
26.3.1.1	Digital Noise Filter	1270
26.3.2	Requests to Stop Output in Response to Detection of Output Stopping from GPTW	1272
26.3.3	Request to Stop Output in Response to Comparator Detection	1272
26.3.4	Requests to Stop Output by Oscillation Stop Detection	1272
26.3.5	Requests to Stop Output by a Register	1272
26.3.6	Cancelling Requests to Stop Output	1273
26.3.7	Requests to Stop Output in Response to Detected Signals and Cancelling the Requests	1274
26.4	Interrupt Sources	1276
26.5	External Trigger Output to GPTW	1277
26.6	Usage Notes	1278
26.6.1	Transitions to Low-Power Consumption Mode	1278
26.6.2	Setting the Function for Stopping the Module	1278
26.6.3	Duplication of Requests to Stop Output	1278
27.	8-Bit Timer (TMRb)	1279
27.1	Overview	1279
27.2	Register Descriptions	1287
27.2.1	Timer Counter (TCNT)	1287
27.2.2	Time Constant Register A (TCORA)	1288
27.2.3	Time Constant Register B (TCORB)	1288

27.2.4	Timer Control Register (TCR)	1289
27.2.5	Timer Counter Control Register (TCCR)	1290
27.2.6	Timer Control/Status Register (TCSR)	1292
27.2.7	Timer Counter Start Register (TCSTR)	1294
27.3	Operation	1295
27.3.1	Pulse Output	1295
27.3.2	External Counter Reset Input	1296
27.4	Operation Timing	1297
27.4.1	TCNT Count Timing	1297
27.4.2	Timing of Interrupt Signal Output on a Compare Match	1298
27.4.3	Timing of Timer Output Signal at Compare Match	1298
27.4.4	Timing of Counter Clear by Compare Match	1299
27.4.5	Timing of the External Reset for TCNT	1299
27.4.6	Timing of Interrupt Signal Output on an Overflow	1300
27.5	Operation with Cascaded Connection	1301
27.5.1	16-Bit Count Mode	1301
27.5.2	Compare Match Count Mode	1301
27.6	Interrupt Sources	1302
27.6.1	Interrupt Sources and DTC Activation	1302
27.6.2	Startup of the A/D Converter	1303
27.7	Link Operation by ELC	1304
27.7.1	Event Signal Output to ELC	1304
27.7.2	TMR Operation when Receiving an Event Signal from ELC	1304
27.7.3	Notes on Operating TMR According to an Event Signal from ELC	1305
27.8	Usage Notes	1306
27.8.1	Module Stop State Setting	1306
27.8.2	Notes on Setting Cycle	1306
27.8.3	Conflict between TCNT Write and Counter Clear	1306
27.8.4	Conflict between TCNT Write and Increment	1307
27.8.5	Conflict between TCORA or TCORB Write and Compare Match	1307
27.8.6	Conflict between Compare Matches A and B	1308
27.8.7	Switching of Internal Clocks and TCNT Operation	1308
27.8.8	Clock Source Setting with Cascaded Connection	1310
27.8.9	Continuous Output of Compare Match Interrupt Signal	1310
28.	Compare Match Timer (CMT)	1311
28.1	Overview	1311
28.2	Register Descriptions	1312
28.2.1	Compare Match Timer Start Register 0 (CMSTR0)	1312
28.2.2	Compare Match Timer Start Register 1 (CMSTR1)	1312
28.2.3	Compare Match Timer Control Register (CMCR)	1313
28.2.4	Compare Match Counter (CMCNT)	1314

28.2.5	Compare Match Constant Register (CMCOR)	1314
28.3	Operation	1315
28.3.1	Periodic Count Operation	1315
28.3.2	CMCNT Count Timing	1315
28.4	Interrupts	1316
28.4.1	Interrupt Sources	1316
28.4.2	Timing of Compare Match Interrupt Generation	1316
28.5	Link Operations by ELC	1317
28.5.1	Event Signal Output to ELC	1317
28.5.2	CMT Operation When Receiving an Event Signal from ELC	1317
28.5.3	Notes on Operating CMT According to an Event Signal from ELC	1317
28.6	Usage Notes	1318
28.6.1	Setting the Module Stop Function	1318
28.6.2	Conflict between CMCNT Counter Writing and Compare Match	1318
28.6.3	Conflict between CMCNT Counter Writing and Incrementing	1318
29.	Watchdog Timer (WDTA)	1319
29.1	Overview	1319
29.2	Register Descriptions	1320
29.2.1	WDT Refresh Register (WDTRR)	1320
29.2.2	WDT Control Register (WDTCR)	1321
29.2.3	WDT Status Register (WDTSR)	1324
29.2.4	WDT Reset Control Register (WDTRCR)	1325
29.2.5	Option Function Select Register 0 (OFS0)	1325
29.3	Operation	1326
29.3.1	Count Operation in Each Start Mode	1326
29.3.1.1	Register Start Mode	1326
29.3.1.2	Auto-Start Mode	1328
29.3.2	Control over Writing to the WDTCR and WDTRCR Registers	1330
29.3.3	Refresh Operation	1330
29.3.4	Reset Output	1331
29.3.5	Interrupt Source	1331
29.3.6	Reading the Down-Counter Value	1332
29.3.7	Correspondence between Option Function Select Register 0 (OFS0) and WDT Registers ...	1332
30.	Independent Watchdog Timer (IWDTa)	1333
30.1	Overview	1333
30.2	Register Descriptions	1335
30.2.1	IWDT Refresh Register (IWDTRR)	1335
30.2.2	IWDT Control Register (IWDTCR)	1336
30.2.3	IWDT Status Register (IWDTSR)	1339
30.2.4	IWDT Reset Control Register (IWDTRCR)	1340
30.2.5	IWDT Count Stop Control Register (IWDTCSTPR)	1341

30.2.6	Option Function Select Register 0 (OFS0)	1341
30.3	Operation	1342
30.3.1	Count Operation in Each Start Mode	1342
30.3.1.1	Register Start Mode	1342
30.3.1.2	Auto-Start Mode	1344
30.3.2	Control over Writing to the IWDTCR, IWDTRCR, and IWDTCSTPR Registers	1346
30.3.3	Refresh Operation	1347
30.3.4	Status Flags	1349
30.3.5	Reset Output	1349
30.3.6	Interrupt Sources	1349
30.3.7	Reading the Counter Value	1350
30.3.8	Correspondence between Option Function Select Register 0 (OFS0) and IWDTCR Registers ..	1351
30.4	Link Operation by ELC	1351
30.5	Usage Notes	1351
30.5.1	Refresh Operations	1351
30.5.2	Clock Divide Ratio Setting	1351
31.	USB 2.0 FS Host/Function Module (USBb)	1352
31.1	Overview	1352
31.2	Register Descriptions	1354
31.2.1	System Configuration Control Register (SYSCFG)	1354
31.2.2	System Configuration Status Register 0 (SYSSTS0)	1356
31.2.3	Device State Control Register 0 (DVSTCTR0)	1357
31.2.4	CFIFO Port Register (CFIFO), D0FIFO Port Register (D0FIFO), D1FIFO Port Register (D1FIFO)	1360
31.2.5	CFIFO Port Select Register (CFIFOSEL), D0FIFO Port Select Register (D0FIFOSEL), D1FIFO Port Select Register (D1FIFOSEL)	1362
31.2.6	CFIFO Port Control Register (CFIFOCTR), D0FIFO Port Control Register (D0FIFOCTR), D1FIFO Port Control Register (D1FIFOCTR)	1366
31.2.7	Interrupt Enable Register 0 (INTENB0)	1368
31.2.8	Interrupt Enable Register 1 (INTENB1)	1369
31.2.9	BRDY Interrupt Enable Register (BRDYENB)	1370
31.2.10	NRDY Interrupt Enable Register (NRDYENB)	1371
31.2.11	BEMP Interrupt Enable Register (BEMPENB)	1372
31.2.12	SOF Output Configuration Register (SOFCFG)	1373
31.2.13	Interrupt Status Register 0 (INTSTS0)	1374
31.2.14	Interrupt Status Register 1 (INTSTS1)	1377
31.2.15	BRDY Interrupt Status Register (BRDYSTS)	1380
31.2.16	NRDY Interrupt Status Register (NRDYSTS)	1381
31.2.17	BEMP Interrupt Status Register (BEMPSTS)	1382
31.2.18	Frame Number Register (FRMNUM)	1383

31.2.19	USB Request Type Register (USBREQ)	1384
31.2.20	USB Request Value Register (USBVAL)	1385
31.2.21	USB Request Index Register (USBINDEX)	1385
31.2.22	USB Request Length Register (USBLENG)	1386
31.2.23	DCP Configuration Register (DCPCFG)	1387
31.2.24	DCP Maximum Packet Size Register (DCPMAXP)	1388
31.2.25	DCP Control Register (DCPCTR)	1389
31.2.26	Pipe Window Select Register (PIPESEL)	1392
31.2.27	Pipe Configuration Register (PIPECFG)	1393
31.2.28	Pipe Maximum Packet Size Register (PIPEMAXP)	1395
31.2.29	Pipe Cycle Control Register (PIPEPERI)	1396
31.2.30	Pipe n Control Registers (PIPEnCTR) (n = 1 to 9)	1397
31.2.31	Pipe n Transaction Counter Enable Register (PIPEnTRE) (n = 1 to 5)	1405
31.2.32	Pipe n Transaction Counter Register (PIPEnTRN) (n = 1 to 5)	1406
31.2.33	Device Address n Configuration Register (DEVADDn) (n = 0 to 5)	1407
31.2.34	PHY Cross Point Adjustment Register (PHYSLEW)	1408
31.3	Operation	1409
31.3.1	System Control	1409
31.3.1.1	Setting Data to the USB Related Register	1409
31.3.1.2	Controller Function Selection	1409
31.3.1.3	Controlling USB Data Bus Resistors	1409
31.3.1.4	Example of USB External Connection Circuit	1410
31.3.2	Interrupt Sources	1414
31.3.3	Interrupt Descriptions	1416
31.3.3.1	BRDY Interrupt	1416
31.3.3.2	NRDY Interrupt	1420
31.3.3.3	BEMP Interrupt	1423
31.3.3.4	Device State Transition Interrupt	1424
31.3.3.5	Control Transfer Stage Transition Interrupt	1425
31.3.3.6	Frame Update Interrupt	1426
31.3.3.7	VBUS Interrupt	1426
31.3.3.8	Resume Interrupt	1426
31.3.3.9	OVRCCR Interrupt	1426
31.3.3.10	BCHG Interrupt	1426
31.3.3.11	DTCH Interrupt	1426
31.3.3.12	SACK Interrupt	1427
31.3.3.13	SIGN Interrupt	1427
31.3.3.14	ATTCH Interrupt	1427
31.3.3.15	EOFERR Interrupt	1427
31.3.4	Pipe Control	1428
31.3.4.1	Pipe Control Register Switching Procedures	1429

31.3.4.2	Transfer Types	1429
31.3.4.3	Endpoint Number	1429
31.3.4.4	Maximum Packet Size Setting	1430
31.3.4.5	Transaction Counter (For Pipes 1 to 5 in Reading Direction)	1430
31.3.4.6	Response PID	1431
31.3.4.7	Data PID Sequence Bit	1432
31.3.4.8	Response PID = NAK Function	1432
31.3.4.9	Auto Response Mode	1432
31.3.4.10	OUT-NAK Mode	1432
31.3.4.11	Null Auto Response Mode	1433
31.3.5	FIFO Buffer Memory	1433
31.3.5.1	FIFO Buffer Memory	1433
31.3.5.2	FIFO Buffer Clearing	1434
31.3.5.3	FIFO Port Functions	1435
31.3.5.4	DMA Transfers (D0FIFO and D1FIFO Ports)	1436
31.3.6	Control Transfers Using DCP	1437
31.3.6.1	Control Transfers When the Host Controller is Selected	1437
31.3.6.2	Control Transfers When the Function Controller is Selected	1438
31.3.7	Bulk Transfers (Pipes 1 to 5)	1439
31.3.8	Interrupt Transfers (Pipes 6 to 9)	1439
31.3.8.1	Interval Counter during Interrupt Transfers When the Host Controller is Selected	1439
31.3.9	Isochronous Transfers (Pipes 1 and 2)	1440
31.3.9.1	Error Detection in Isochronous Transfers	1440
31.3.9.2	Data PID	1441
31.3.9.3	Interval Counter	1441
31.3.10	SOF Interpolation Function	1448
31.3.11	Pipe Schedule	1449
31.3.11.1	Conditions for Generating a Transaction	1449
31.3.11.2	Transfer Schedule	1449
31.3.11.3	Enabling USB Communication	1449
31.4	Usage Notes	1450
31.4.1	Setting the Module-Stop Function	1450
32.	Serial Communications Interface (SCIj, SCli, SCIh)	1451
32.1	Overview	1451
32.2	Register Descriptions	1462
32.2.1	Receive Shift Register (RSR)	1462
32.2.2	Receive Data Register (RDR)	1462
32.2.3	Receive Data Register H, L, HL (RDRH, RDRL, RDRHL)	1463
32.2.4	Receive FIFO Data Register (FRDR)	1464
32.2.5	Transmit Data Register (TDR)	1465
32.2.6	Transmit Data Register H, L, HL (TDRH, TDRL, TDRHL)	1466

32.2.7	Transmit FIFO Data Register (FTDR)	1467
32.2.8	Transmit Shift Register (TSR)	1467
32.2.9	Serial Mode Register (SMR)	1468
32.2.10	Serial Control Register (SCR)	1472
32.2.11	Serial Status Register (SSR/SSRFIFO)	1476
32.2.12	Smart Card Mode Register (SCMR)	1484
32.2.13	Bit Rate Register (BRR)	1486
32.2.14	Modulation Duty Register (MDDR)	1498
32.2.15	Serial Extended Mode Register (SEMR)	1500
32.2.16	Noise Filter Setting Register (SNFR)	1503
32.2.17	I ² C Mode Register 1 (SIMR1)	1504
32.2.18	I ² C Mode Register 2 (SIMR2)	1505
32.2.19	I ² C Mode Register 3 (SIMR3)	1506
32.2.20	I ² C Status Register (SISR)	1508
32.2.21	SPI Mode Register (SPMR)	1509
32.2.22	FIFO Control Register (FCR)	1511
32.2.23	FIFO Data Count Register (FDR)	1513
32.2.24	Line Status Register (LSR)	1514
32.2.25	Comparison Data Register (CDR)	1515
32.2.26	Data Comparison Control Register (DCCR)	1516
32.2.27	Serial Port Register (SPTR)	1517
32.2.28	Extended Serial Module Enable Register (ESMER)	1518
32.2.29	Control Register 0 (CR0)	1518
32.2.30	Control Register 1 (CR1)	1519
32.2.31	Control Register 2 (CR2)	1520
32.2.32	Control Register 3 (CR3)	1521
32.2.33	Port Control Register (PCR)	1521
32.2.34	Interrupt Control Register (ICR)	1522
32.2.35	Status Register (STR)	1523
32.2.36	Status Clear Register (STCR)	1524
32.2.37	Control Field 0 Data Register (CF0DR)	1524
32.2.38	Control Field 0 Compare Enable Register (CF0CR)	1525
32.2.39	Control Field 0 Receive Data Register (CF0RR)	1525
32.2.40	Primary Control Field 1 Data Register (PCF1DR)	1525
32.2.41	Secondary Control Field 1 Data Register (SCF1DR)	1526
32.2.42	Control Field 1 Compare Enable Register (CF1CR)	1526
32.2.43	Control Field 1 Receive Data Register (CF1RR)	1526
32.2.44	Timer Control Register (TCR)	1527
32.2.45	Timer Mode Register (TMR)	1527
32.2.46	Timer Prescaler Register (TPRE)	1528
32.2.47	Timer Count Register (TCNT)	1528

32.3	Operation in Asynchronous Mode	1529
32.3.1	Serial Data Transfer Format	1529
32.3.2	Receive Data Sampling Timing and Reception Margin in Asynchronous Mode	1531
32.3.3	Clock	1532
32.3.4	Double-Speed Mode and Divide-by-6 Mode	1532
32.3.5	CTS and RTS Functions	1533
32.3.6	Data Match Detection	1534
32.3.7	SCI Initialization (Asynchronous Mode)	1537
32.3.8	Serial Data Transmission (Asynchronous Mode)	1540
32.3.9	Serial Data Reception (Asynchronous Mode)	1545
32.4	Multi-Processor Communications Function	1550
32.4.1	Multi-Processor Serial Data Transmission	1552
32.4.2	Multi-Processor Serial Data Reception	1553
32.5	Operation in Clock Synchronous Mode	1556
32.5.1	Clock	1556
32.5.2	CTS and RTS Functions	1557
32.5.3	SCI Initialization (Clock Synchronous Mode)	1558
32.5.4	Serial Data Transmission (Clock Synchronous Mode)	1559
32.5.5	Serial Data Reception (Clock Synchronous Mode)	1564
32.5.6	Simultaneous Serial Data Transmission and Reception (Clock Synchronous Mode)	1568
32.6	Operation in Smart Card Interface Mode	1569
32.6.1	Sample Connection	1569
32.6.2	Data Format (Except in Block Transfer Mode)	1570
32.6.3	Block Transfer Mode	1571
32.6.4	Receive Data Sampling Timing and Reception Margin	1572
32.6.5	SCI Initialization (Smart Card Interface Mode)	1573
32.6.6	Serial Data Transmission (Except in Block Transfer Mode)	1575
32.6.7	Serial Data Reception (Except in Block Transfer Mode)	1578
32.6.8	Clock Output Control	1580
32.7	Operation in Simple I ² C Mode	1581
32.7.1	Generation of Start, Restart, and Stop Conditions	1582
32.7.2	Clock Synchronization	1584
32.7.3	SSDA Output Delay	1585
32.7.4	SCI Initialization (Simple I ² C Mode)	1586
32.7.5	Operation in Master Transmission (Simple I ² C Mode)	1587
32.7.6	Master Reception (Simple I ² C Mode)	1589
32.7.7	Recovery from Bus Hang-up	1591
32.8	Operation in Simple SPI Mode	1592
32.8.1	States of Pins in Master and Slave Modes	1593
32.8.2	SS Function in Master Mode	1593
32.8.3	SS Function in Slave Mode	1593

32.8.4	Relationship between Clock and Transmit/Receive Data	1594
32.8.5	SCI Initialization (Simple SPI Mode)	1595
32.8.6	Transmission and Reception of Serial Data (Simple SPI Mode)	1595
32.9	Bit Rate Modulation Function	1595
32.10	Extended Serial Mode Control Section: Description of Operation	1596
32.10.1	Serial Transfer Protocol	1596
32.10.2	Transmitting a Start Frame	1597
32.10.3	Receiving a Start Frame	1600
32.10.3.1	Priority Interrupt Bit	1605
32.10.4	Detection of Bus Collisions	1606
32.10.5	Digital Filter for Input on the RXDX12 Pin	1607
32.10.6	Bit Rate Measurement	1608
32.10.7	Selectable Timing for Sampling Data Received through RXDX12	1609
32.10.8	Timer	1610
32.11	Noise Cancellation Function	1612
32.12	Interrupt Sources	1613
32.12.1	Buffer Operations for TXI and RXI Interrupts	1613
32.12.2	Interrupts in Asynchronous Mode, Clock Synchronous Mode, and Simple SPI Mode	1613
32.12.3	Interrupts in Smart Card Interface Mode	1615
32.12.4	Interrupts in Simple I ² C Mode	1616
32.12.5	Interrupt Requests from the Extended Serial Mode Control Section	1617
32.13	Event Linking	1618
32.14	Usage Notes	1619
32.14.1	Setting the Module Stop Function	1619
32.14.2	Break Detection and Processing	1619
32.14.3	Mark State and Sending Breaks	1619
32.14.4	Receive Error Flags and Transmit Operations (Clock Synchronous Mode and Simple SPI Mode)	1619
32.14.5	Writing Data to the TDR Register	1620
32.14.6	Restrictions on Clock Synchronous Transmission (Clock Synchronous Mode and Simple SPI Mode)	1621
32.14.7	Restrictions on Using DMAC or DTC	1622
32.14.8	Notes on Starting Transfer	1622
32.14.9	SCI Operations during Low Power Consumption State	1622
32.14.10	External Clock Input in Clock Synchronous Mode and Simple SPI Mode	1625
32.14.11	Limitations on Simple SPI Mode	1626
32.14.12	Limitation 1 on Usage of the Extended Serial Mode Control Section	1627
32.14.13	Limitation 2 on Usage of the Extended Serial Mode Control Section	1627
32.14.14	Note on Transmit Enable Bit (TE Bit)	1628
32.14.15	Note on Stopping Reception When Using the RTS Function in Asynchronous Mode	1628
33.	I ² C-bus Interface (RIICa)	1629
33.1	Overview	1629

33.2	Register Descriptions	1632
33.2.1	I ² C-bus Control Register 1 (ICCR1)	1632
33.2.2	I ² C-bus Control Register 2 (ICCR2)	1634
33.2.3	I ² C-bus Mode Register 1 (ICMR1)	1638
33.2.4	I ² C-bus Mode Register 2 (ICMR2)	1639
33.2.5	I ² C-bus Mode Register 3 (ICMR3)	1641
33.2.6	I ² C-bus Function Enable Register (ICFER)	1643
33.2.7	I ² C-bus Status Enable Register (ICSER)	1645
33.2.8	I ² C-bus Interrupt Enable Register (ICIER)	1647
33.2.9	I ² C-bus Status Register 1 (ICSR1)	1649
33.2.10	I ² C-bus Status Register 2 (ICSR2)	1652
33.2.11	Slave Address Register Ly (SARLy) (y = 0 to 2)	1655
33.2.12	Slave Address Register Uy (SARUy) (y = 0 to 2)	1656
33.2.13	I ² C-bus Bit Rate Low-Level Register (ICBRL)	1657
33.2.14	I ² C-bus Bit Rate High-Level Register (ICBRH)	1658
33.2.15	I ² C-bus Transmit Data Register (ICDRT)	1660
33.2.16	I ² C-bus Receive Data Register (ICDRR)	1660
33.2.17	I ² C-bus Shift Register (ICDRS)	1660
33.3	Operation	1661
33.3.1	Communication Data Format	1661
33.3.2	Initial Settings	1662
33.3.3	Master Transmit Operation	1663
33.3.4	Master Receive Operation	1666
33.3.5	Slave Transmit Operation	1672
33.3.6	Slave Receive Operation	1675
33.4	SCL Synchronization Circuit	1677
33.5	SDA Output Delay Function	1678
33.6	Digital Noise Filters	1679
33.7	Address Match Detection	1680
33.7.1	Slave-Address Match Detection	1680
33.7.2	Detection of the General Call Address	1682
33.7.3	Device-ID Address Detection	1683
33.7.4	Host Address Detection	1685
33.8	Automatic Low-Hold Function for SCL	1686
33.8.1	Function to Prevent Wrong Transmission of Transmit Data	1686
33.8.2	NACK Reception Transfer Suspension Function	1687
33.8.3	Function to Prevent Failure to Receive Data	1688
33.9	Arbitration-Lost Detection Functions	1690
33.9.1	Master Arbitration-Lost Detection (MALE Bit)	1690
33.9.2	NACK Transmission Arbitration-Lost Detection Function (NALE Bit)	1692
33.9.3	Slave Arbitration-Lost Detection (SALE Bit)	1693

33.10	Start Condition/Restart Condition/Stop Condition Generating Function	1694
33.10.1	Generating a Start Condition	1694
33.10.2	Generating a Restart Condition	1694
33.10.3	Generating a Stop Condition	1695
33.11	Bus Hanging	1696
33.11.1	Timeout Function	1696
33.11.2	Additional SCL Output Function	1698
33.11.3	RIIC Reset and Internal Reset	1699
33.12	SMBus Operation	1700
33.12.1	SMBus Timeout Measurement	1700
33.12.2	Packet Error Code (PEC)	1701
33.12.3	SMBus Host Notification Protocol (Notify ARP Master Command)	1701
33.13	Interrupt Sources	1702
33.13.1	Buffer Operation for TXI and RXI Interrupts	1702
33.14	Initialization of Registers and Functions When a Reset is Applied or a Condition is Detected	1703
33.15	Event Link Function (Output)	1704
33.15.1	Interrupt Handling and Event Linking	1704
33.16	Usage Notes	1705
33.16.1	Setting Module Stop Function	1705
33.16.2	Notes on Starting Transfer	1705
34.	CAN Module (CAN)	1706
34.1	Overview	1706
34.2	Register Descriptions	1709
34.2.1	Control Register (CTRL)	1709
34.2.2	Bit Configuration Register (BCR)	1712
34.2.3	Mask Register k (MKRk) (k = 0 to 7)	1714
34.2.4	FIFO Received ID Compare Registers 0 and 1 (FIDCR0 and FIDCR1)	1715
34.2.5	Mask Invalid Register (MKIVLR)	1716
34.2.6	Mailbox Register j (MBj) (j = 0 to 31)	1717
34.2.7	Mailbox Interrupt Enable Register (MIER)	1721
34.2.8	Message Control Register j (MCTLj) (j = 0 to 31)	1722
34.2.9	Receive FIFO Control Register (RFCR)	1725
34.2.10	Receive FIFO Pointer Control Register (RFPCR)	1728
34.2.11	Transmit FIFO Control Register (TFCR)	1728
34.2.12	Transmit FIFO Pointer Control Register (TFPCR)	1730
34.2.13	Status Register (STR)	1731
34.2.14	Mailbox Search Mode Register (MSMR)	1733
34.2.15	Mailbox Search Status Register (MSSR)	1734
34.2.16	Channel Search Support Register (CSSR)	1735
34.2.17	Acceptance Filter Support Register (AFSR)	1736
34.2.18	Error Interrupt Enable Register (EIER)	1737

34.2.19	Error Interrupt Factor Judge Register (EIFR)	1738
34.2.20	Receive Error Count Register (RECR)	1740
34.2.21	Transmit Error Count Register (TECR)	1741
34.2.22	Error Code Store Register (ECSR)	1741
34.2.23	Time Stamp Register (TSR)	1742
34.2.24	Test Control Register (TCR)	1743
34.3	Operating Mode	1745
34.3.1	CAN Reset Mode	1746
34.3.2	CAN Halt Mode	1747
34.3.3	CAN Sleep Mode	1748
34.3.4	CAN Operation Mode (Excluding Bus-Off State)	1748
34.3.5	CAN Operation Mode (Bus-Off State)	1749
34.4	CAN Communication Speed Setting	1750
34.4.1	CAN Clock Setting	1750
34.4.2	Bit Timing Setting	1750
34.4.3	Bit Rate	1751
34.5	Mailbox and Mask Register Structure	1752
34.6	Acceptance Filtering and Masking Functions	1753
34.7	Reception and Transmission	1756
34.7.1	Reception	1757
34.7.2	Transmission	1759
34.8	CAN Interrupt	1760
34.9	Usage Notes	1760
34.9.1	Setting for the Module-Stop State	1760
35.	Serial Peripheral Interface (RSPIc)	1761
35.1	Overview	1761
35.2	Register Descriptions	1765
35.2.1	RSPI Control Register (SPCR)	1765
35.2.2	RSPI Slave Select Polarity Register (SSLP)	1767
35.2.3	RSPI Pin Control Register (SPPCR)	1768
35.2.4	RSPI Status Register (SPSR)	1769
35.2.5	RSPI Data Register (SPDR)	1772
35.2.6	RSPI Sequence Control Register (SPSCR)	1776
35.2.7	RSPI Sequence Status Register (SPSSR)	1777
35.2.8	RSPI Bit Rate Register (SPBR)	1778
35.2.9	RSPI Data Control Register (SPDCR)	1779
35.2.10	RSPI Clock Delay Register (SPCKD)	1781
35.2.11	RSPI Slave Select Negation Delay Register (SSLND)	1782
35.2.12	RSPI Next-Access Delay Register (SPND)	1783
35.2.13	RSPI Control Register 2 (SPCR2)	1784
35.2.14	RSPI Command Register m (SPCMDm) (m = 0 to 7)	1785

35.2.15	RSPI Data Control Register 2 (SPDCR2)	1788
35.3	Operation	1789
35.3.1	Overview of RSPI Operations	1789
35.3.2	Controlling RSPI Pins	1790
35.3.3	RSPI System Configuration Examples	1791
35.3.3.1	Single Master/Single Slave (with This MCU Acting as Master)	1791
35.3.3.2	Single Master/Single Slave (with This MCU Acting as Slave)	1792
35.3.3.3	Single Master/Multi-Slave (with This MCU Acting as Master)	1793
35.3.3.4	Single Master/Multi-Slave (with This MCU Acting as Slave)	1794
35.3.3.5	Multi-Master/Multi-Slave (with This MCU Acting as Master)	1795
35.3.3.6	Master (Clock Synchronous Operation)/Slave (Clock Synchronous Operation) (with This MCU Acting as Master)	1796
35.3.3.7	Master (Clock Synchronous Operation)/Slave (Clock Synchronous Operation) (with This MCU Acting as Slave)	1796
35.3.4	Data Format	1797
35.3.4.1	When Parity is Disabled (SPCR2.SPPE = 0)	1798
35.3.4.2	When Parity is Enabled (SPCR2.SPPE = 1)	1802
35.3.4.3	Byte Swap Transmission	1806
35.3.4.4	Byte Swap Reception	1807
35.3.5	Transfer Format	1808
35.3.5.1	CPHA = 0	1808
35.3.5.2	CPHA = 1	1809
35.3.6	Communications Operating Mode	1810
35.3.6.1	Full-Duplex Communications (SPCR.TXMD = 0)	1810
35.3.6.2	Transmit-only Simplex Communications (SPCR.TXMD = 1)	1811
35.3.7	Transmit Buffer Empty/Receive Buffer Full Interrupts	1812
35.3.8	Idle Interrupt	1813
35.3.9	Error Detection	1814
35.3.9.1	Overrun Error	1815
35.3.9.2	Parity Error	1817
35.3.9.3	Mode Fault Error	1818
35.3.9.4	Underrun Error	1818
35.3.10	Initializing RSPI	1819
35.3.10.1	Initialization by Clearing the SPE Bit	1819
35.3.10.2	System Reset	1819
35.3.11	SPI Operation	1820
35.3.11.1	Master Mode Operation	1820
35.3.11.2	Slave Mode Operation	1830
35.3.12	Clock Synchronous Operation	1834
35.3.12.1	Master Mode Operation	1834
35.3.12.2	Slave Mode Operation	1838
35.3.13	Loopback Mode	1840

35.3.14	Self-Diagnosis of Parity Bit Function	1841
35.3.15	Interrupt Sources	1842
35.4	Link Operation by Event Linking	1843
35.4.1	Receive Buffer Full Event Output	1843
35.4.2	Transmit Buffer Empty Event Output	1843
35.4.3	Mode Fault, Underrun, Overrun, or Parity Error Event Output	1843
35.4.4	Idle Event Output	1844
35.4.5	Transmit End Event Output	1844
35.5	Usage Notes	1845
35.5.1	Setting Module Stop Function	1845
35.5.2	Note on Low Power Consumption Functions	1845
35.5.3	Notes on Starting Transfer	1845
35.5.4	Notes on the SPRF and SPTEF flags	1845
36.	CRC Calculator (CRCA)	1846
36.1	Overview	1846
36.2	Register Descriptions	1847
36.2.1	CRC Control Register (CRCCR)	1847
36.2.2	CRC Data Input Register (CRCDIR)	1848
36.2.3	CRC Data Output Register (CRCDOR)	1849
36.3	Operation	1850
36.4	Usage Notes	1853
36.4.1	Module Stop Function Setting	1853
36.4.2	Note on Transmission	1853
37.	Trusted Secure IP (TSIP-Lite)	1854
37.1	Overview	1854
37.2	Operation	1856
37.2.1	Operating Modes and State Transitions	1856
37.2.2	Encryption Engine	1857
37.2.3	Key Installation	1858
37.2.4	Encryption and Decryption	1859
37.2.5	Generating Key Generation Information (by Using Random Numbers)	1862
37.2.6	Random Number Generation	1862
37.3	Interrupt	1863
37.4	Usage Notes	1863
37.4.1	Standby Mode	1863
37.4.2	Setting the Module Stop Function	1863
37.4.3	TSIP-Lite Library	1863
38.	12-Bit A/D Converter (S12ADH)	1864
38.1	Overview	1864
38.2	Register Descriptions	1875
38.2.1	A/D Data Registers y (ADDRy) (y = 0 to 11, 16, 17),	

	A/D Data Duplication Register (ADDBLDR), A/D Data Duplication Register A (ADDBLDRA), A/D Data Duplication Register B (ADDBLDRB), A/D Temperature Sensor Data Register (ADTSDR), A/D Internal Reference Voltage Data Register (ADOCDR)	1875
38.2.2	A/D Self-Diagnosis Data Register (ADRD)	1877
38.2.3	A/D Control Register (ADCSR)	1878
38.2.4	A/D Channel Select Register A0 (ADANSA0)	1883
38.2.5	A/D Channel Select Register A1 (ADANSA1)	1886
38.2.6	A/D Channel Select Register B0 (ADANSB0)	1887
38.2.7	A/D Channel Select Register B1 (ADANSB1)	1890
38.2.8	A/D Channel Select Register C0 (ADANSC0)	1891
38.2.9	A/D Channel Select Register C1 (ADANSC1)	1894
38.2.10	A/D Channel Conversion Order Setting Register n (ADSCSn) (n = 0 to 13)	1895
38.2.11	A/D-Converted Value Addition/Average Function Channel Select Register 0 (ADADS0) ..	1898
38.2.12	A/D-Converted Value Addition/Average Function Channel Select Register 1 (ADADS1) ..	1902
38.2.13	A/D-Converted Value Addition/Average Count Select Register (ADADC)	1903
38.2.14	A/D Control Extended Register (ADCER)	1904
38.2.15	A/D Conversion Start Trigger Select Register (ADSTRGR)	1906
38.2.16	A/D Conversion Extended Input Control Register (ADEXICR)	1911
38.2.17	A/D Group C Extended Input Control Register (ADGCEXCR)	1913
38.2.18	A/D Group C Trigger Select Register (ADGCTRGR)	1914
38.2.19	A/D Sampling State Register n (ADSSTRn) (n = 0 to 11, L, T, O)	1917
38.2.20	A/D Sample-and-Hold Circuit Control Register (ADSHCR)	1919
38.2.21	A/D Sample-and-Hold Operating Mode Select Register (ADSHMSR)	1920
38.2.22	A/D Disconnection Detection Control Register (ADDISCR)	1921
38.2.23	A/D Event Link Control Register (ADELCCR)	1922
38.2.24	A/D Group Scan Priority Control Register (ADGSPCR)	1923
38.2.25	A/D Comparison Function Control Register (ADCMPCR)	1925
38.2.26	A/D Comparison Function Window A Channel Select Register 0 (ADCMPANSR0)	1927
38.2.27	A/D Comparison Function Window A Channel Select Register 1 (ADCMPANSR1)	1930
38.2.28	A/D Comparison Function Window A Extended Input Select Register (ADCMPANSER) .	1931
38.2.29	A/D Comparison Function Window A Comparison Condition Setting Register 0 (ADCMPLR0)	1932
38.2.30	A/D Comparison Function Window A Comparison Condition Setting Register 1 (ADCMPLR1)	1936
38.2.31	A/D Comparison Function Window A Extended Input Comparison Condition Setting Register (ADCMPLER)	1937
38.2.32	A/D Comparison Function Window A Lower Level Setting Register (ADCMPDR0)	1938
38.2.33	A/D Comparison Function Window A Upper Level Setting Register (ADCMPDR1)	1940
38.2.34	A/D Comparison Function Window A Channel Status Register 0 (ADCMPSR0)	1942
38.2.35	A/D Comparison Function Window A Channel Status Register 1 (ADCMPSR1)	1945

38.2.36	A/D Comparison Function Window A Extended Input Channel Status Register (ADCMPSER)	1946
38.2.37	A/D Comparison Function Window A/B Status Monitoring Register (ADWINMON)	1947
38.2.38	A/D Comparison Function Window B Channel Select Register (ADCMPBNSR)	1948
38.2.39	A/D Comparison Function Window B Lower Level Setting Register (ADWINLLB)	1952
38.2.40	A/D Comparison Function Window B Upper Level Setting Register (ADWINULB)	1954
38.2.41	A/D Comparison Function Window B Channel Status Register (ADCMPBSR)	1956
38.2.42	A/D Programmable Gain Amplifier Control Register (ADPGACR)	1959
38.2.43	A/D Programmable Gain Amplifier Gain Setting Register 0 (ADPGAGS0)	1961
38.2.44	A/D Programmable Gain Amplifier Differential Input Control Register (ADPGADCR0) ...	1963
38.2.45	A/D Internal Reference Voltage Monitoring Circuit Enable Register (ADVMONCR)	1965
38.2.46	A/D Internal Reference Voltage Monitoring Circuit Output Enable Register (ADVMONO)	1965
38.3	Operation	1966
38.3.1	A/D Converter Initialization Flowchart	1966
38.3.2	Setting the Input Paths of AN000 to AN002, AN007, AN100 to AN102, and AN107	1967
38.3.3	Scanning Operation	1970
38.3.4	Single Scan Mode	1971
38.3.4.1	Basic Operation (Without Channel-Dedicated Sample-and-Hold Circuits)	1971
38.3.4.2	Basic Operation (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Disabled)	1972
38.3.4.3	Basic Operation (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Enabled)	1973
38.3.4.4	Channel Selection and Self-Diagnosis (Without Channel-Dedicated Sample-and-Hold Circuits)	1974
38.3.4.5	Channel Selection and Self-Diagnosis (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Disabled)	1975
38.3.4.6	Channel Selection and Self-Diagnosis (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Enabled)	1976
38.3.4.7	A/D Conversion with Temperature Sensor Output/Internal Reference Voltage Selected	1978
38.3.4.8	A/D Conversion in Double Trigger Mode	1979
38.3.4.9	A/D Conversion in Extended Double Trigger Mode	1980
38.3.5	Continuous Scan Mode	1982
38.3.5.1	Basic Operation (Without Channel-Dedicated Sample and-Hold Circuits)	1982
38.3.5.2	Basic Operation (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Disabled)	1983
38.3.5.3	Basic Operation (with Channel Sample-and-Hold Circuits, with Constant Sampling Enabled)	1984
38.3.5.4	Channel Selection and Self-Diagnosis (Without Channel-Dedicated Sample-and-Hold Circuits)	1986
38.3.5.5	Channel Selection and Self-Diagnosis (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Disabled)	1987
38.3.5.6	Channel Selection and Self-Diagnosis (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Enabled)	1988

38.3.6	Group Scan Mode	1990
38.3.6.1	Basic Operation	1990
38.3.6.2	A/D Conversion in Double Trigger Mode	1993
38.3.6.3	Operation under Group Priority Control	1995
38.3.7	Comparison Function (Window A and Window B)	2013
38.3.7.1	Comparison Function Windows A/B	2013
38.3.7.2	Restrictions on Comparison Function	2014
38.3.8	Analog Input Sampling Time and Scan Conversion Time	2015
38.3.8.1	Timing of Suspension and Starting of Scanning in Operation under Group Priority Control	2018
38.3.9	Usage Example of A/D Data Register Automatic Clearing Function	2019
38.3.10	A/D-Converted Value Addition/Average Mode	2019
38.3.11	Disconnection Detection Assist Function	2019
38.3.12	Starting A/D Conversion with Asynchronous Trigger	2021
38.3.13	Starting A/D Conversion with Synchronous Trigger from Peripheral Module	2021
38.3.14	Conversion Function in the Order of Arbitrary Channel Number	2022
38.3.15	Internal Reference Voltage Monitoring Function	2023
38.3.16	Programmable Gain Amplifier	2025
38.4	Interrupt Sources and DTC/DMA Transfer Requests	2026
38.4.1	Interrupt Requests	2026
38.4.2	Scan Complete Event Output to ELC	2026
38.5	Allowable Impedance of Signal Source	2027
38.6	Usage Notes	2028
38.6.1	Notes on Reading Data Registers	2028
38.6.2	Notes on Stopping A/D Conversion	2028
38.6.2.1	Procedure of Stopping A/D Conversion	2028
38.6.2.2	Notes on Modes and Status Flags	2030
38.6.3	A/D Conversion Restarting Timing and Termination Timing	2030
38.6.4	Notes on Scan End Interrupt Handling	2030
38.6.5	Module Stop Function Setting	2030
38.6.6	Notes on Entering Low Power Consumption States	2030
38.6.7	Notes on Canceling Software Standby Mode	2030
38.6.8	Notes on Using an External Bus	2031
38.6.9	Error in Absolute Accuracy When Disconnection Detection Assistance is in Use	2031
38.6.10	Voltage Range of Analog Power Supply Pins	2032
38.6.11	Notes on Board Design	2033
38.6.12	Notes on Noise Prevention	2034
38.6.13	Notes on Using Channel-Dedicated Sample-and-Hold Circuit	2035
38.6.14	Notes on Using AN000 to AN002, AN007, AN100 to AN102, and AN107	2035
39.	12-Bit D/A Converter (R12DAb)	2036
39.1	Overview	2036

39.2	Register Descriptions	2037
39.2.1	D/A Data Register m (DADDRm) (m = 0, 1)	2037
39.2.2	D/A Control Register (DACR)	2038
39.2.3	Data Register Format Select Register (DADPR)	2039
39.2.4	D/A A/D Synchronous Start Control Register (DAADSCR)	2040
39.2.5	D/A Destination Select Register (DADSELR)	2041
39.3	Operation	2042
39.3.1	Measure against Interference between D/A and A/D Conversion	2043
39.4	Event Link Operation Setting Procedure	2045
39.5	Usage Notes on Event Link Operation	2045
39.6	Usage Notes	2046
39.6.1	Module Stop Function Setting	2046
39.6.2	Operation of the D/A Converter in Module Stop State	2046
39.6.3	Operation of the D/A Converter in Software Standby Mode	2046
39.6.4	Note on Entering Deep Software Standby Mode	2046
39.6.5	Note on Usage When Measure against Interference between D/A and A/D Conversion is Enabled	2046
39.6.6	Note on Using the D/A Converter Analog Voltage as a Reference Voltage for the Comparator C	2046
39.6.7	Note on Enabling the Outputs Both to the DAn pin (n = 0, 1) and Comparator C	2046
40.	Temperature Sensor (TEMPS)	2047
40.1	Overview	2047
40.2	Register Descriptions	2048
40.2.1	Temperature Sensor Calibration Data Register (TSCDR)	2048
40.3	Using the Temperature Sensor	2049
40.3.1	Preparation for Using the Temperature Sensor	2049
40.3.2	Setting of 12-Bit A/D Converter Unit 2	2051
40.3.3	Procedure for Using the Temperature Sensor	2052
40.3.4	Timing of A/D Conversion of Temperature Sensor Output	2053
40.4	Usage Note	2053
40.4.1	Activating the Temperature Sensor	2053
41.	Comparator C (CMPC)	2054
41.1	Overview	2054
41.2	Register Descriptions	2058
41.2.1	Comparator Control Register (CMPCTL)	2058
41.2.2	Comparator Input Select Register (CMPSEL0)	2059
41.2.3	Comparator Reference Voltage Select Register (CMPSEL1)	2060
41.2.4	Comparator Output Monitor Register (CMPMON)	2061
41.2.5	Comparator External Output Enable Register (CMPIOC)	2061
41.3	Operation	2062
41.3.1	Comparator Operation Example	2062
41.3.2	Noise Filter	2063

41.3.3	Interrupts	2064
41.3.4	Comparator Pin Output	2064
41.3.5	Comparator Setting Flowchart	2065
41.4	Usage Notes	2067
41.4.1	Module Stop Function Setting	2067
41.4.2	Comparator C Operation in Module Stop State	2067
41.4.3	Comparator C Operation in Software Standby Mode	2067
41.4.4	Comparator Operation while the 12-Bit A/D Converter is in the Module-Stop State	2067
41.4.5	Setting the D/A Converter	2067
42.	Data Operation Circuit (DOC)	2068
42.1	Overview	2068
42.2	Register Descriptions	2069
42.2.1	DOC Control Register (DOCR)	2069
42.2.2	DOC Data Input Register (DODIR)	2070
42.2.3	DOC Data Setting Register (DODSR)	2070
42.3	Operation	2071
42.3.1	Data Comparison Mode	2071
42.3.2	Data Addition Mode	2072
42.3.3	Data Subtraction Mode	2073
42.4	Interrupt Requests	2073
42.5	Event Link Output	2074
42.5.1	Interrupt Handling and Event Linking	2074
42.6	Usage Note	2074
42.6.1	Module Stop Function Setting	2074
43.	RAM	2075
43.1	Overview	2075
43.2	Register Descriptions	2076
43.2.1	ECCRAM Operating Mode Control Register (ECCRAMMODE)	2076
43.2.2	ECCRAM 2-Bit Error Status Register (ECCRAM2STS)	2076
43.2.3	ECCRAM 1-Bit Error Information Update Enable Register (ECCRAM1STSEN)	2077
43.2.4	ECCRAM 1-Bit Error Status Register (ECCRAM1STS)	2077
43.2.5	ECCRAM Protection Register (ECCRAMPRCR)	2078
43.2.6	ECCRAM 2-Bit Error Address Capture Register (ECCRAM2ECAD)	2078
43.2.7	ECCRAM 1-Bit Error Address Capture Register (ECCRAM1ECAD)	2079
43.2.8	ECCRAM Protection Register 2 (ECCRAMPRCR2)	2079
43.2.9	ECCRAM Test Control Register (ECCRAMETST)	2080
43.2.10	RAM Operating Mode Control Register (RAMMODE)	2080
43.2.11	RAM Error Status Register (RAMSTS)	2081
43.2.12	RAM Error Address Capture Register (RAMECAD)	2081
43.2.13	RAM Protection Register (RAMPRCR)	2082
43.3	Operation	2083

43.3.1	Low Power Consumption Function	2083
43.3.2	Correction of ECC Errors	2083
43.3.3	Parity Checking	2083
43.3.4	RAM Error Interrupt Function	2084
43.3.5	ECC Decoder Testing	2085
43.3.6	Interrupt Source	2086
43.4	Usage Notes	2086
43.4.1	Low Power Consumption Function	2086
43.4.2	Notes on Using Error Checking of RAM and ECCRAM	2086
43.4.3	Notes on Self-Diagnosis of the RAM	2086
44.	Flash Memory (FLASH)	2087
44.1	Overview	2087
44.2	Hardware Interface Area	2089
44.3	Structure of Memory	2090
44.4	Register Descriptions	2092
44.4.1	ROM Cache Enable Register (ROMCE)	2092
44.4.2	ROM Cache Invalidate Register (ROMCIV)	2092
44.4.3	Non-Cacheable Area n Address Register (NCRGn) (n = 0, 1)	2093
44.4.4	Non-Cacheable Area n Setting Register (NCRcn) (n = 0, 1)	2094
44.4.5	Flash P/E Protect Register (FWEPROR)	2095
44.4.6	Flash Access Status Register (FASTAT)	2096
44.4.7	Flash Access Error Interrupt Enable Register (FAEINT)	2097
44.4.8	Flash Ready Interrupt Enable Register (FRDYIE)	2098
44.4.9	FACI Command Processing Start Address Register (FSADDR)	2099
44.4.10	FACI Command Processing End Address Register (FEADDR)	2100
44.4.11	Flash Status Register (FSTATR)	2101
44.4.12	Flash P/E Mode Entry Register (FENTRYR)	2104
44.4.13	Flash Protection Register (FPROTR)	2105
44.4.14	Flash Sequencer Set-Up Initialization Register (FSUINITR)	2106
44.4.15	Lock Bit Status Register (FLKSTAT)	2107
44.4.16	FACI Command Register (FCMDR)	2108
44.4.17	Flash P/E Status Register (FPESTAT)	2109
44.4.18	Data Flash Blank Check Control Register (FBCCNT)	2109
44.4.19	Data Flash Blank Check Status Register (FBCSTAT)	2110
44.4.20	Data Flash Programming Start Address Register (FPSADDR)	2110
44.4.21	Flash Sequencer Processing Switching Register (FCPSR)	2111
44.4.22	Flash Sequencer Processing Clock Frequency Notification Register (FPCKAR)	2112
44.4.23	Unique ID Register n (UIDRn) (n = 0 to 2)	2113
44.5	Overview of Functions	2114
44.5.1	ROM Cache	2114
44.5.1.1	Setting Non-Cacheable Area	2114

44.5.2	Methods of Programming and Erasure	2116
44.5.3	Security Functions	2118
44.5.4	Protection Function	2120
44.5.4.1	Software Protection	2120
44.5.4.2	Error Protection	2120
44.5.4.3	Boot Program Protection	2122
44.5.5	Suspend Function	2122
44.5.6	Trusted Memory	2122
44.5.6.1	Allocating Program Code to the TM Target Area	2123
44.5.6.2	How to Enable the TM Function	2123
44.5.6.3	How to Disable the TM Function	2126
44.5.6.4	Notes on Enabling the TM Function	2127
44.6	Flash Sequencer	2128
44.6.1	Operating Modes of the Flash Sequencer	2128
44.6.2	Read Mode	2129
44.6.3	P/E Modes	2129
44.6.4	Transitions of Operating Modes	2130
44.6.4.1	Transition to Code Flash Memory P/E Mode	2132
44.6.4.2	Transition to Data Flash Memory P/E Mode	2132
44.6.4.3	Transition to Read Mode	2133
44.6.5	List of FACI Commands	2134
44.6.6	Usage of FACI Commands	2135
44.6.6.1	Overview Flow when FACI Command is Used	2135
44.6.6.2	Recovery from the Command-Locked State	2136
44.6.6.3	Programming Command	2137
44.6.6.4	Block Erase Command	2139
44.6.6.5	P/E Suspend Command	2140
44.6.6.6	P/E Resume Command	2145
44.6.6.7	Status Clear Command	2146
44.6.6.8	Forced Stop Command	2147
44.6.6.9	Blank Check Command	2148
44.6.6.10	Configuration Set Command	2150
44.6.6.11	Lock-Bit Programming Command	2152
44.6.6.12	Lock-Bit Read Command	2153
44.7	Boot Mode	2154
44.7.1	Boot Mode (SCI Interface)	2154
44.7.2	Boot Mode (USB Interface)	2155
44.7.3	Boot Mode (FINE Interface)	2156
44.7.3.1	Operating Conditions in Boot Mode (FINE Interface)	2156
44.8	Flash Memory Protection	2157
44.8.1	ID Code Protection	2157

44.8.1.1	On-Chip Debugger ID Code Protection	2157
44.8.1.2	Serial Programmer ID Code Protection	2157
44.8.2	ROM Code Protection	2157
44.9	Boot Mode Communications Protocol	2158
44.9.1	How to Start the Chip Up in Boot Mode (SCI Interface)	2158
44.9.2	State Transitions in Boot Mode	2159
44.9.2.1	State Transitions in Boot Mode (SCI Interface)	2159
44.9.2.2	State Transitions in Boot Mode (USB Interface)	2162
44.9.3	Automatic Adjustment of the Bit Rate	2165
44.9.4	Packet Format	2166
44.9.5	Communications Establishment Phase	2167
44.9.6	Command Waiting Phase	2168
44.9.7	Command Transfer Sequence	2169
44.9.8	Non-supported Commands	2171
44.9.9	Device Type Acquisition Command	2172
44.9.10	Endian Notification Command	2174
44.9.11	Frequency Setting Command	2175
44.9.12	Bit-Rate Setting Command	2177
44.9.13	Synchronization Command	2178
44.9.14	ID Authentication Mode Acquisition Command	2180
44.9.15	Serial Programming ID Code Check Command	2181
44.9.16	Blank Check Command	2182
44.9.17	Block Erase Command	2183
44.9.18	Area Erase Command	2184
44.9.19	Programming Command	2185
44.9.20	Read Command	2187
44.9.21	Lock-Bit Setting Command	2189
44.9.22	Lock-Bit Acquisition Command	2191
44.9.23	Lock-Bit Enable Command	2193
44.9.24	Lock-Bit Disable Command	2194
44.9.25	Command Protection Setting Command	2195
44.9.26	Command Protection Acquisition Command	2196
44.9.27	Serial Programming ID Code Setting Command	2198
44.9.28	ID Code Setting Command	2199
44.9.29	ID Code Acquisition Command	2200
44.9.30	Serial Programmer Connection Prohibition Command	2201
44.9.31	OFS Setting Command	2202
44.9.32	OFS Acquisition Command	2203
44.9.33	Endian Setting Command	2204
44.9.34	Endian Acquisition Command	2205
44.9.35	Configuration Clearing Command	2206

44.9.36	TM Setting Command	2207
44.9.37	TM Acquisition Command	2208
44.9.38	Simple Addition Checksum Command	2210
44.9.39	Signature Acquisition Command	2211
44.9.40	ROM Code Setting Command	2214
44.9.41	ROM Code Acquisition Command	2215
44.9.42	Usage Example	2217
44.9.43	Flow for Erasure when Prohibition of Programming Commands is Enabled	2219
44.10	Using the Serial Programmer for Rewriting	2220
44.10.1	Environments for Serial Programming	2220
44.11	Programming through Self-Programming	2221
44.11.1	Overview	2221
44.12	Usage Notes	2222
45.	Electrical Characteristics	2224
45.1	Absolute Maximum Ratings	2224
45.2	Recommended operating conditions	2225
45.3	DC Characteristics	2226
45.4	AC Characteristics	2238
45.4.1	Reset Timing	2239
45.4.2	Clock Timing	2240
45.4.3	Timing of Recovery from Low Power Consumption Modes	2245
45.4.4	Control Signal Timing	2248
45.4.5	Bus Timing	2249
45.4.6	Timing of On-Chip Peripheral Modules	2255
45.4.6.1	I/O Port	2255
45.4.6.2	TMR	2255
45.4.6.3	MTU	2257
45.4.6.4	POE	2258
45.4.6.5	POEG	2260
45.4.6.6	GPTW	2263
45.4.6.7	A/D Converter Trigger	2264
45.4.6.8	CAC	2264
45.4.6.9	SCI	2265
45.4.6.10	RSPI	2272
45.4.6.11	RIIC	2277
45.4.6.12	HRPWM	2278
45.5	USB Characteristics	2279
45.6	A/D Conversion Characteristics	2281
45.7	Programmable Gain Amplifier Characteristics	2284
45.8	Comparator Characteristics	2286
45.9	D/A Conversion Characteristics	2287

45.10	Temperature Sensor Characteristics	2287
45.11	Power-on Reset Circuit and Voltage Detection Circuit Characteristics	2288
45.12	Oscillation Stop Detection Timing	2291
45.13	Flash Memory Characteristics	2292
Appendix 1.	Port States in Each Processing Mode	2295
Appendix 2.	Package Dimensions	2301
REVISION HISTORY	2308

160-MHz, 32-bit RX MCU, on-chip FPU, 928 CoreMark, Supportive of 5V power supply, up to 1-MB flash memory, up to 128-KB SRAM, 32-KB data flash memory, 16-KB SRAM with ECC, Simultaneous sampling with 3 units of 12-bit A/D converter (up to 7 channels), Single-end/pseudo differential input supportive amplifier (6 channels), Analog comparator (6 channels), 160 MHz PWM (4 channels for 3-phase complementary, 2 channels for 5-phase complementary, 10 channels for single-phase complementary), 4-channel high-resolution PWM with resolution of 195 ps at the minimum, Host/function or OTG controller with full-speed USB 2.0 transfer, CAN, Encryption functions (optional)

Features

■ 32-bit RXv3 CPU core

- Maximum operating frequency: 160 MHz
Capable of 928 CoreMark in operation at 160 MHz
- JTAG and FINE (one-line) debugging interfaces

■ Low-power design and architecture

- Operation from a single 2.7- to 5.5-V supply
- Four low-power modes

■ On-chip code flash memory

- Supports versions with 1 Mbytes/512 Kbytes/256 Kbytes
- No wait cycles at up to 120 MHz or when the ROM cache is hit
- User code is programmable by on-board or off-board programming.

■ On-chip data flash memory

- 32 Kbytes, reprogrammable up to 100,000 times
- Programming/erasing as background operations (BGOs)

■ On-chip SRAM, no wait states

- 128K/64 Kbytes of SRAM (no wait states)
- 16 Kbytes of RAM with ECC (with wait)

■ Data transfer

- DMACa: 8 channels
- DTCa: 1 channel

■ ELC

- Module operation can be initiated by event signals without using interrupts
- Linked operation between modules is possible when the CPU is in sleep mode

■ Reset and supply management

- Power-on reset (POR)
- Low voltage detection (LVDA) with voltage settings

■ Clock functions

- Frequency of resonator for main clock oscillator: 8 to 24 MHz (this can be used as the PLL reference clock)
- High-speed on-chip oscillator: 16 MHz/18 MHz/20 MHz (this can be used as the PLL reference clock)
- Low-speed on-chip oscillator: 240 kHz

■ Independent watchdog timer


- 120-kHz IWDT-dedicated on-chip oscillator clock operation

■ Useful functions for IEC60730 compliance

- Oscillation-stoppage detection, functions for self-diagnosis and detection of disconnection for the A/D converter, clock frequency accuracy measurement circuit, independent watchdog timer, RAM test-assisting function by DOC, and CRCA, etc.
- Register write protection function can protect values in important registers against overwriting.

■ External bus

- Bus clock at 40 MHz (max)
- Four CS areas
- 8- or 16-bit bus space is selectable per area



■ Various communications interfaces

- Host/function or OTG controller (1 channel) with full-speed USB 2.0 (USBb) transfer
- CAN (compliant with ISO11898-1), incorporating 32 mailboxes (1 channel)
- SCIj and SCiH with multiple functionalities (up to 6 channels)
Choose from among asynchronous mode, clock-synchronous mode, smart-card interface mode, simplified SPI, simplified I²C, and extended serial mode.
- SCiI with 16-byte transmission and reception FIFOs (1 channel)
- I²C bus interface (RIICa) for transfer at up to 400 kbps (fast mode), capable of SMBus operation (1 channel)
- RSPiD (1 channel) for transfer at up to 30 Mbps

■ Up to 31 extended-function timers

- 32-bit GPTW (10 channels): operation at 160 MHz, input capture, output compare, PWM waveforms: 10 output channels in single-phase complementary PWM mode/3 output channels in 3-phase complementary PWM mode/2 output channels in 5-phase complementary PWM mode, phase-counting mode, linkage with comparator (counting operation, PWM negate control)
- 16-bit MTU3d (9 channels): operation at 160 MHz, input capture, output compare, PWM waveforms: 2 output channels in 3-phase complementary PWM mode, phase-counting mode
- 8-bit TMR (8 channels)
- 16-bit CMT (4 channels)

■ High-resolution PWM waveform generation circuit (HRPWM): 4 channels

- Controlling the timing of rising or falling of the PWM output waveform for 32-bit GPTW is realized with minimum of 195 ps resolution (in operation at 160 MHz)

■ 12-bit A/D converter (S12ADH): total of 30 channels for three units

- Up to three 12-bit units of sample-and-hold circuit included
Unit 0 (8 channels for 3 sample-and-hold circuits),
Unit 1 (8 channels for 3 sample-and-hold circuits),
Unit 2 (14 channels)
- Programmable gain amplifier with pseudo differential amplification (3 channels × 2)

■ Analog Comparator (CMPC): 6 channels

■ 12-bit D/A converter: 2 channels

- Usable as a reference voltage for the analog comparator

■ Temperature sensor for measuring temperature within the chip

■ Encryption functions (Trusted Secure IP Lite)

- 128- or 256-bit key length of AES for ECB, CBC, GCM, others
- True random number generator
- Unauthorized access to the encryption engine is disabled and imposture and falsification of information are prevented
- Safe management of keys

■ Up to 110 pins for general I/O ports

- 5-V tolerance, open drain, input pull-up, switchable driving ability

■ Recommended operating temp. range (Topr)

- -40°C to +85°C
- -40°C to +105°C

1. Overview

1.1 Outline of Specifications

Table 1.1 lists the specifications in outline, and Table 1.2 gives a comparison of the functions of products in different packages.

Table 1.1 shows the outline of maximum specifications, and the number of peripheral module channels differs depending on the pin number on the package and the code flash memory capacity. For details, see Table 1.2, Comparison of Functions for Different Packages.

Table 1.1 Outline of Specifications (1/9)

Classification	Module/Function	Description
CPU	CPU	<ul style="list-style-type: none"> Maximum operating frequency: 160 MHz 32-bit RX CPU (RXv3) Minimum instruction execution time: One instruction per state (cycle of the system clock) Address space: 4-Gbyte linear Register set of the CPU <ul style="list-style-type: none"> General purpose: Sixteen 32-bit registers Control: Ten 32-bit registers Accumulator: Two 72-bit registers 111 instructions <ul style="list-style-type: none"> Standard provided instructions: 111 <ul style="list-style-type: none"> Basic instructions: 77 Single precision floating point instructions: 11 DSP instructions: 23 Addressing modes: 11 Data arrangement <ul style="list-style-type: none"> Instructions: Little endian Data: Selectable as little endian or big endian On-chip 32-bit multiplier: 32 × 32 → 64 bits On-chip divider: 32/32 → 32 bits Barrel shifter: 32 bits
	FPU	<ul style="list-style-type: none"> Single-precision (32-bit) floating-point number Data types and floating-point exceptions in conformance with the IEEE754 standard
Memory	Code flash memory	<ul style="list-style-type: none"> Capacity: 1 Mbyte, 512 Kbytes, 256 Kbytes ROM cache: Operation of an 8-Kbyte instruction fetching cache can be enabled or disabled (this is disabled by default). <ul style="list-style-type: none"> While ROM cache operation is enabled: <ul style="list-style-type: none"> - when the cache is hit, one-cycle access up to 160 MHz - when the cache is missed: <ul style="list-style-type: none"> one to two cycles if ICLK ≤ 120 MHz (bus wait: 0 cycles), two to three cycles if ICLK > 120 MHz (bus wait: 1 cycle). While ROM cache operation is disabled: <ul style="list-style-type: none"> one cycle if ICLK ≤ 120 MHz (bus wait: 0 cycles), two cycles if ICLK > 120 MHz (bus wait: 1 cycle). On-board programming: Five types Off-board programming (parallel programmer mode) (This is not available for 80-/64-/48-pin products) The trusted memory (TM) function protects against the reading of programs from blocks 8 and 9.
	Data flash memory	<ul style="list-style-type: none"> Capacity: 32 Kbytes Programming/erasing: 100,000 times
	Unique ID	<ul style="list-style-type: none"> 12-byte unique ID for the device
	RAM	<ul style="list-style-type: none"> Capacity: 128 Kbytes, 64 Kbytes 160 MHz No-wait access SED (single error detection)
	RAM with ECC	<ul style="list-style-type: none"> Capacity: 16 Kbytes 00FF C000h to 00FF FFFFh (16 Kbytes) SEC-DED (single error correction/double error detection)

Table 1.1 Outline of Specifications (2/9)

Classification	Module/Function	Description
Operating modes		<ul style="list-style-type: none"> Operating modes by the mode-setting pins at the time of release from the reset state <ul style="list-style-type: none"> Single-chip mode Boot mode (SCI interface) Boot mode (USB interface) Boot mode (FINE interface) User boot mode Selection of operating mode by register setting <ul style="list-style-type: none"> Single-chip mode, user boot mode, On-chip ROM disabled extended mode, On-chip ROM enabled extended mode Endian selectable
Clock	Clock generation circuit	<ul style="list-style-type: none"> Main clock oscillator, low-speed/high-speed on-chip oscillator, PLL frequency synthesizer, and IWDT-dedicated on-chip oscillator The peripheral module clocks can be set to frequencies above that of the system clock. Main-clock oscillation stoppage detection Separate frequency-division and multiplication settings for the system clock (ICLK), peripheral module clocks (PCLKA, PCLKB, PCLKC, PCLKD), flash-IF clock (FCLK) and external bus clock (BCLK) The CPU and other bus masters run in synchronization with the system clock (ICLK): Up to 160 MHz Peripheral modules of MTU3 (Internal peripheral bus), GPTW (Internal peripheral bus), HRPWM (Internal peripheral bus), RSPI, and SCI11 run in synchronization with PCLKA, which operates at up to 120 MHz. Other peripheral modules run in synchronization with PCLKB: Up to 60 MHz MTU3 (counter reference clocks), GPTW (counter reference clocks), and HRPWM (reference clocks) are synchronized with PCLKC: Up to 160 MHz ADCLK in the S12AD runs in synchronization with PCLKD: Up to 60 MHz Flash IF run in synchronization with the flash-IF clock (FCLK): Up to 60 MHz Devices connected to the external bus run in synchronization with the external bus clock (BCLK): Up to 40 MHz Multiplication is possible with using the high-speed on-chip oscillator (HOCO) as a reference clock of the PLL circuit
Reset		<p>Nine types of reset</p> <ul style="list-style-type: none"> RES# pin reset: Generated when the RES# pin is driven low. Power-on reset: Generated when the RES# pin is driven high and VCC rises. Voltage-monitoring 0 reset: Generated when VCC falls. Voltage-monitoring 1 reset: Generated when VCC falls. Voltage-monitoring 2 reset: Generated when VCC falls. Deep software standby reset: Generated in response to an interrupt to trigger release from deep software standby. Independent watchdog timer reset: Generated when the independent watchdog timer underflows, or a refresh error occurs. Watchdog timer reset: Generated when the watchdog timer underflows, or a refresh error occurs. Software reset: Generated by register setting.
Power-on reset		<p>If the RES# pin is at the high level when power is supplied, an internal reset is generated. After VCC has exceeded the voltage detection level and the specified period has elapsed, the reset is cancelled.</p>
Voltage detection circuit (LVDA)		<p>Monitors the voltage being input to the VCC pin and generates an internal reset or internal interrupt.</p> <ul style="list-style-type: none"> Voltage detection circuit 0 <ul style="list-style-type: none"> Capable of generating an internal reset The option-setting memory can be used to select enabling or disabling of the reset. Voltage detection level: Selectable from two different levels Voltage detection circuits 1 and 2 <ul style="list-style-type: none"> Voltage detection level: Selectable from five different levels Digital filtering (1/2, 1/4, 1/8, and 1/16 LOCO frequency) Capable of generating an internal reset Two types of timing are selectable for release from reset <ul style="list-style-type: none"> An internal interrupt can be requested. Detection of voltage rising above and falling below thresholds is selectable. Maskable or non-maskable interrupt is selectable Voltage detection monitoring Event linking

Table 1.1 Outline of Specifications (3/9)

Classification	Module/Function	Description
Low power consumption	Low power consumption facilities	<ul style="list-style-type: none"> Module stop function Four low power consumption modes Sleep mode, all-module clock stop mode, software standby mode, and deep software standby mode
Interrupt	Interrupt controller (ICUC)	<ul style="list-style-type: none"> Interrupt vectors: 256 External interrupts: 16 (pins IRQ0 to IRQ15) Software interrupts: 2 sources Non-maskable interrupts: 7 sources Sixteen levels specifiable for the order of priority Method of interrupt source selection: The interrupt vectors consist of 256 vectors (208 sources are fixed. The remaining 135 vectors are selected from among the other 48 sources.)
External bus extension		<ul style="list-style-type: none"> The external address space can be divided into four areas (CS0 to CS3), each with independent control of access settings. Capacity of each area: 2 Mbytes (CS0 to CS3) A chip-select signal (CS0# to CS3#) can be output for each area. Each area is specifiable as an 8- or 16-bit bus space. The data arrangement in each area is selectable as little or big endian (only for data). Bus format: Separate bus, multiplex bus Wait control Write buffer facility
DMA	DMA controller (DMACa)	<ul style="list-style-type: none"> 8 channels Three transfer modes: Normal transfer, repeat transfer, and block transfer Request sources: Software trigger, external interrupts, and interrupt requests from peripheral functions
	Data transfer controller (DTCa)	<ul style="list-style-type: none"> Three transfer modes: Normal transfer, repeat transfer, and block transfer Request sources: External interrupts and interrupt requests from peripheral functions
I/O ports	Programmable I/O ports	<ul style="list-style-type: none"> I/O ports for the 144-pin LFQFP I/O pins: 110 Input pin: 9 Pull-up resistors: 110 Open-drain outputs: 110 5-V tolerance: 4 Large current output: 15 I/O ports for the 112-pin LQFP I/O pins: 84 Input pin: 9 Pull-up resistors: 84 Open-drain outputs: 84 5-V tolerance: 2 Large current output: 15 I/O ports for the 100-pin LFQFP (with PGA pseudo-differential input, and with USB) I/O pins: 69 Input pin: 9 Pull-up resistors: 69 Open-drain outputs: 69 5-V tolerance: 3 Large current output: 15 I/O ports for the 100-pin LFQFP (with PGA pseudo-differential input, and without USB) I/O pins: 72 Input pin: 9 Pull-up resistors: 72 Open-drain outputs: 72 5-V tolerance: 2 (products with 64 Kbytes of RAM), 3 (products with 128 Kbytes of RAM) Large current output: 15 I/O ports for the 100-pin LFQFP (without PGA pseudo-differential input, and without USB) I/O pins: 73 Input pin: 7 Pull-up resistors: 73 Open-drain outputs: 73 5-V tolerance: 2 (products with 64 Kbytes of RAM), 3 (products with 128 Kbytes of RAM) Large current output: 15

Table 1.1 Outline of Specifications (4/9)

Classification	Module/Function	Description
I/O ports	Programmable I/O ports	<ul style="list-style-type: none"> I/O ports for the 80-pin LFQFP, 80-pin LQFP <ul style="list-style-type: none"> I/O pins: 52 Input pin: 9 Pull-up resistors: 52 Open-drain outputs: 52 5-V tolerance: 2 Large current output: 14 I/O ports for the 64-pin LFQFP <ul style="list-style-type: none"> I/O pins: 39 Input pin: 7 Pull-up resistors: 39 Open-drain outputs: 39 5-V tolerance: 2 Large current output: 14 I/O ports for the 48-pin LFQFP <ul style="list-style-type: none"> I/O pins: 28 Input pin: 5 Pull-up resistors: 28 Open-drain outputs: 28 5-V tolerance: 2 Large current output: 9
Event link controller (ELC)		<ul style="list-style-type: none"> Event signals such as interrupt request signals can be interlinked with the operation of functions such as timer counting, eliminating the need for intervention by the CPU to control the functions. 188 internal event signals can be freely combined for interlinked operation with connected functions. Event signals from peripheral modules can be used to change the states of output pins (of ports B and E). Changes in the states of pins (of ports B and E) being used as inputs can be interlinked with the operation of peripheral modules.
Timers	8-bit timers (TMR)	<ul style="list-style-type: none"> (8 bits × 2 channels) × 4 units Select from among seven internal clock signals (PCLKB/1, PCLKB/2, PCLKB/8, PCLKB/32, PCLKB/64, PCLKB/1024, PCLKB/8192) and one external clock signal Capable of output of pulse trains with desired duty cycles or of PWM signals The 2 channels of each unit can be cascaded to create a 16-bit timer Generation of triggers for A/D converter conversion Capable of generating baud-rate clocks for SCI5, SCI6, and SCI12 Event linking by the ELC
	Compare match timer (CMT)	<ul style="list-style-type: none"> (16 bits × 2 channels) × 2 units Select from among four internal clock signals (PCLKB/8, PCLKB/32, PCLKB/128, PCLKB/512) Event linking by the ELC
	Watchdog timer (WDTA)	<ul style="list-style-type: none"> 14 bits × 1 channel Select from among 6 counter-input clock signals (PCLKB/4, PCLKB/64, PCLKB/128, PCLKB/512, PCLKB/2048, PCLKB/8192)
	Independent watchdog timer (IWDTa)	<ul style="list-style-type: none"> 14 bits × 1 channel Counter-input clock: IWDT-dedicated on-chip oscillator Dedicated clock/1, dedicated clock/16, dedicated clock/32, dedicated clock/64, dedicated clock/128, dedicated clock/256 Window function: The positions where the window starts and ends are specifiable (the window defines the timing with which refreshing is enabled and disabled). Event linking by the ELC

Table 1.1 Outline of Specifications (5/9)

Classification	Module/Function	Description
Timers	Multifunction timer pulse unit 3 (MTU3d)	<ul style="list-style-type: none"> • 9 channels (16 bits × 9 channels) • Maximum of 28 pulse-input/output and 3 pulse-input possible • Select from among 14 counter-input clock signals for each channel (PCLKC/1, PCLKC/2, PCLKC/4, PCLKC/8, PCLKC/16, PCLKC/32, PCLKC/64, PCLKC/256, PCLKC/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD, MTIOC1A) 11 of the signals are available for channels 1, 3, 4, 12 are available for channel 2, and 10 are available for channel 5. • 43 output compare/input capture registers • Counter clear operation (synchronous clearing by compare match/input capture) • Simultaneous writing to multiple timer counters (TCNT) • Simultaneous register input/output by synchronous counter operation • Buffered operation • Support for cascade-connected operation • 45 interrupt sources • Automatic transfer of register data • Pulse output mode Toggle/PWM/complementary PWM/reset-synchronized PWM • Complementary PWM output mode Outputs non-overlapping waveforms for controlling 3-phase inverters Automatic specification of dead times PWM duty cycle: Selectable as any value from 0% to 100% Delay can be applied to requests for A/D conversion. Non-generation of interrupt requests at peak or trough values of counters can be selected. Double buffer configuration • Reset synchronous PWM mode Three phases of positive and negative PWM waveforms can be output with desired duty cycles. • Phase-counting mode: 16-bit mode (channels 1 and 2); 32-bit mode (channels 1 and 2) • Counter functionality for dead-time compensation • Generation of triggers for A/D converter conversion The timing of the generation of requests to start A/D conversion can be monitored by an external pin. • A/D converter start triggers can be skipped • Digital filter function for signals on the input capture and external counter clock pins • Event linking by the ELC • Internal peripheral bus clock: PCLKA • Counter reference clock: PCLKC • Frequency ratio: PCLKA to PCLKC = 1: N (N = 1 or 2)
	Port output enable 3 (POE3B)	<ul style="list-style-type: none"> • Control of the high-impedance state of the MTU3/GPTW's waveform output pins, and control of switching to the general I/O port pin • 9 pins for input from signal sources: POE0, POE4, POE8, POE9, POE10, POE11, POE12, POE13, POE14 • Initiation by detection of short-circuited outputs (detection of PWM outputs that have become an active level simultaneously) • Initiation by comparator detection/oscillation stop detection/software • Additional programming of output control target pins is enabled

Table 1.1 Outline of Specifications (6/9)

Classification	Module/Function	Description
Timers	General PWM timer (GPTW)	<ul style="list-style-type: none"> • 32 bits × 10 channels • Counting up or down (sawtooth-wave), counting up and down (triangle-wave) selectable for all channels • Clock sources independently selectable for each channel • 2 input/output pins per channel • 2 output compare/input capture registers per channel • For the 2 output compare/input capture registers of each channel, 4 registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use. • In output compare operation, buffer switching can be at peaks or troughs, enabling the generation of laterally asymmetrically PWM waveforms. • Registers for setting up frame intervals on each channel (with capability for generating interrupts on overflow or underflow) • Generation of dead times in PWM operation • Capable of synchronous start, stop, or clearing of counter for any channel • Capable of a start, stop, clearing, or up-/down-counting of the counter supporting maximum of 8 ELC events • Capable of a start, stop, clearing, or up-/down-counting of the counter supporting input level comparison • Capable of a start, stop, clearing, or up-/down-counting of the counter supporting maximum of 4 external triggers • Output pin disabling function by a dead time error or a short circuit detection among output pins • Capable of generating conversion start triggers for the A/D converters as well as monitoring external pins for a start timing of conversion. • Capable of outputting events, such as compare-match from A to F and overflow/underflow, to ELC • Capable of using noise filter of input capture • Internal peripheral bus clock: PCLKA • Counter reference clock: PCLKC • Frequency ratio: PCLKA to PCLKC = 1: N (N = 1 or 2)
	High resolution PWM (HRPWM)	<ul style="list-style-type: none"> • Capable of generating the PWM waveform that is generated by GPTW0 through GPTW3 with resolution of minimum of 195 ps.
	Port output enable for GPTW (POEG)	<ul style="list-style-type: none"> • Controlling the output disable for GPTW waveform output • Initiation by input level detection of GTETRG pins • Initiation by output disable request from GPTW • Initiation by detection of comparator interrupt request • Initiation by detection of oscillation stop or by software
Communication function	USB 2.0 FS host/function module (USBb)	<ul style="list-style-type: none"> • Includes a UDC (USB Device Controller) and transceiver for USB 2.0 FS • One port • Compliance with the USB 2.0 specification • Transfer rate: Full speed (12 Mbps), low speed (1.5 Mbps) (host only) • Self-power mode and bus power are selectable • OTG (On the Go) operation is possible (low-speed is not supported) • Incorporates 2 Kbytes of RAM as a transfer buffer • External pull-up and pull-down resistors are not required

Table 1.1 Outline of Specifications (7/9)

Classification	Module/Function	Description
Communication function	Serial communications interfaces (SCIj, SCli, SClh)	<ul style="list-style-type: none"> • 7 channels SCIj: SCI1, SCI5, SCI6, SCI8, SCI9 SCli: SCI11 SClh: SCI12 • SCIj, SCli, SClh Serial communications modes: Asynchronous, clock synchronous, and smart-card interface Multi-processor function On-chip baud rate generator allows selection of the desired bit rate Choice of LSB-first or MSB-first transfer Average transfer rate clock can be input from TMR timers for SCI5, SCI6, and SCI12 Start-bit detection: Level or edge detection is selectable. Simple I²C Simple SPI 7, 8, 9-bit transfer mode Bit rate modulation Double-speed mode Data match detection (SCI12 is not supported) Event linking by the ELC (supported by SCI5 only) • SCli Only Capable of serial sending and receiving with 16-byte FIFO-buffered structure both at transmission and reception sections • SClh Only Supports the serial communications protocol, which contains the start frame and information frame Supports the LIN format
	I ² C bus interface (RIICa)	<ul style="list-style-type: none"> • 1 channel Communication formats I²C bus format/SMBus format Supports the multi-master Max. transfer rate: 400 kbps • Event linking by the ELC
	CAN module (CAN)	<ul style="list-style-type: none"> • 1 channel • Compliance with the ISO11898-1 specification (standard frame and extended frame) • 32 mailboxes per channel
	Serial peripheral interface (RSPic)	<ul style="list-style-type: none"> • 1 channel • RSPi transfer facility Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPCK (RSPi clock) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines) Capable of handling serial transfer as a master or slave • Data formats Switching between MSB first and LSB first The number of bits in each transfer can be changed to any number of bits from 8 to 16, 20, 24, or 32 bits. 128-bit buffers for transmission and reception Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits) Transmit/receive data can be swapped in byte units • Buffered structure Double buffers for both transmission and reception • RSPCK can be stopped with the receive buffer full for master reception. • Event linking by the ELC

Table 1.1 Outline of Specifications (8/9)

Classification	Module/Function	Description
12-bit A/D converter (S12ADH)		<ul style="list-style-type: none"> • 12 bits (8 channels × 2 units, 14 channels × 1 unit) • 12-bit resolution • Minimum conversion time 0.9 μs per channel (when ADCLK operates at 60 MHz) • Operating mode Scan mode (single scan mode, continuous scan mode, or 3 group scan mode) Group A priority control (only for 3 group scan mode) • Sample-and-hold function channel-dedicated sample-and-hold function (unit 0 × 3 channels, unit 1 × 3 channels) included • Sampling variable Sampling time can be set up for each channel. • Conversion function in order of arbitrarily selected channels (Serial conversion of the same channel cannot be allowed) • Double trigger mode (A/D conversion data duplicated) • Three ways to start A/D conversion Software trigger, synchronous trigger (MTU, TMR, ELC), external trigger • Prioritization in group scanning can be controlled among group A, B, and C. • Digital comparison Method: Comparison to detect voltages above or below thresholds and window comparison Measurement: Comparison of two results of conversion or comparison of a value in the comparison register and a result of conversion • Self-diagnostic function • Detection of analog input disconnection • Event linking by the ELC • Input signal amplification function by the programmable gain amplifier (unit 0 × 3 channels, unit 1 × 3 channels) Capable of supporting single end/pseudo-differential input
12-bit D/A converter (R12DAb)		<ul style="list-style-type: none"> • 2 channels • 12-bit resolution • Output voltage: 0 V to AVCC2 • Capable of providing as a reference voltage for comparator • Event linking by the ELC
Comparator C (CMPC)		<ul style="list-style-type: none"> • 6 channels • Function to compare the reference voltage and the analog input voltage • Reference voltage is selectable from 4 inputs • Analog input voltage is selectable from 4 inputs • Digital filtering
Temperature sensor		<ul style="list-style-type: none"> • 1 channel • Relative precision: ±1.0°C • The voltage of the temperature is converted into a digital value by the 12-bit A/D converter (unit 2).
Safety	Memory protection unit (MPU)	<ul style="list-style-type: none"> • Protection area: Eight areas (max.) can be specified in the range from 0000 0000h to FFFF FFFFh. • Minimum protection unit: 16 bytes • Reading from, writing to, and enabling the execution access can be specified for each area. • An access exception occurs when the detected access is not in the permitted area.
	Trusted Memory (TM) Function	<ul style="list-style-type: none"> • Protects against the reading of programs from blocks 8 and 9 of the code flash memory • Instruction fetching by the CPU is the only form of access to these areas when the TM function is enabled.
	Register write protection function	<ul style="list-style-type: none"> • Protects important registers from being overwritten for in case a program runs out of control.

Table 1.1 Outline of Specifications (9/9)

Classification	Module/Function	Description
Safety	CRC calculator (CRCA)	<ul style="list-style-type: none"> • Generation of CRC codes for 8-/32-bit data 8-bit data Selectable from the following three polynomials $X^8 + X^2 + X + 1$, $X^{16} + X^{15} + X^2 + 1$, $X^{16} + X^{12} + X^5 + 1$ 32-bit data Selectable from the following two polynomials $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$, $X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^9 + X^8 + X^6 + 1$ • Generation of CRC codes for use with LSB-first or MSB-first communications is selectable
	Main clock oscillation stop detection function	<ul style="list-style-type: none"> • Main clock oscillation stop detection: Available
	Clock frequency accuracy measurement circuit (CAC)	<ul style="list-style-type: none"> • Monitors the clock output from the main clock oscillator, low- and high-speed on-chip oscillators, the PLL frequency synthesizer, IWDT-dedicated on-chip oscillator, and PCLKB.
	Data operation circuit (DOC)	<ul style="list-style-type: none"> • The function to compare, add, or subtract 16-bit data
Encryption functions	Trusted Secure IP (TSIP-Lite)	<ul style="list-style-type: none"> • Access management circuit • Encryption engine 128- or 256-bit key sizes of AES Block cipher mode of operation: GCM, ECB, CBC, CMAC, XTS, CTR, GCTR • Hash function • True random number generator • Prevention from illicit copying of a key
Operating frequency		Up to 160 MHz
Power supply voltage		VCC = 2.7 to 5.5V AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V (VCC ≤ AVCC0 = AVCC1 = AVCC2) With USB in use: VCC_USB = 3.0 to 3.6V (VCC ≥ VCC_USB) With USB not in use: VCC_USB = VCC VSS = AVSS0 = AVSS1 = AVSS2 = VSS_USB = 0V
Operating temperature		D-version: -40 to +85°C G-version: -40 to +105°C
Package		144-pin LQFP 0.5 mm pitch 112-pin LQFP 0.65 mm pitch 100-pin LQFP 0.5 mm pitch 80-pin LQFP 0.5 mm pitch 80-pin LQFP 0.65 mm pitch 64-pin LQFP 0.5 mm pitch 48-pin LQFP 0.5 mm pitch
Debugging interfaces		<ul style="list-style-type: none"> • JTAG and One-line FINE interfaces

Table 1.2 Comparison of Functions for Different Packages (1/2)

Module/Functions		RX66T Group									
		RAM 128 Kbytes					RAM 64 Kbytes				
		With PGA pseudo-differential input			Without PGA pseudo-differential input	With PGA pseudo-differential input			Without PGA pseudo-differential input		
		With USB		Without USB							
		144 Pins	100 Pins	100 Pins	100 Pins	112 Pins	100 Pins	80 Pins	64 Pins	100 Pins	48 Pins
Code flash memory capacity		Maximum 1 Mbyte					Maximum 512 Kbytes				
External bus	External bus width	16 bits					—	—	16 bits	—	
	Address Space	2 Mbytes x 4 areas			2 Mbytes x 3 areas			—	—	2 Mbytes x 3 areas	—
External interrupts	NMI	Available									
	IRQ	16 channels					13 channels	11 channels	16 channels	8 channels	
DMA	DMA controller	Available									
	Data transfer controller	Available									
Timers	Multifunction timer pulse unit 3	9 channels (Ch. 0 to 7, Ch. 9)									
	General PWM timer	10 channels									
	High resolution PWM	4 channels									
	Port output enable 3	Available									
	Port Output Enable for GPTW	Available									
	8-bit timer	2 channels x 4 units									
	Compare match timer	2 channels x 2 units									
	Independent watchdog timer	Available									
Communication functions	USB 2.0 FS host/function module	1 channel	—								
	Serial communications interfaces (SCIj)	5 channels (SCI1, 5, 6, 8, 9)								4 channels (SCI1, 5, 6, 9)	
	Serial communications interfaces (SCIi)	1 channel (SCI11)									
	Serial communications interfaces (SCIh)	1 channel (SCI12)									
	I ² C bus interfaces	1 channel									
	Serial peripheral interface	1 channel									
	CAN module	1 channel									

Table 1.2 Comparison of Functions for Different Packages (2/2)

Module/Functions	RX66T Group									
	RAM 128 Kbytes				RAM 64 Kbytes					
	With PGA pseudo-differential input			Without PGA pseudo-differential input	With PGA pseudo-differential input				Without PGA pseudo-differential input	
	With USB		Without USB							
	144 Pins	100 Pins	100 Pins	100 Pins	112 Pins	100 Pins	80 Pins	64 Pins	100 Pins	48 Pins
12-bit A/D Converter	AN000 to 007*1 (unit 0: 8 channels)	AN000 to 003, 007*1 (unit 0: 5 channels)	AN000 to 003 (unit 0: 4 channels)	AN000 to 003, 007*1 (unit 0: 5 channels)	AN000 to 003, 007*1 (unit 0: 5 channels)	AN000 to 003, 007*1 (unit 0: 5 channels)	AN000 to 002, 007*1 (unit 0: 4 channels)	AN000 to 003 (unit 0: 4 channels)	AN000 to 003 (unit 0: 4 channels)	AN000 to 003 (unit 0: 4 channels)
	AN100 to 107*1 (unit 1: 8 channels)	AN100 to 103, 107*1 (unit 1: 5 channels)	AN100 to 103 (unit 1: 4 channels)	AN100 to 103, 107*1 (unit 1: 5 channels)	AN100 to 103, 107*1 (unit 1: 5 channels)	AN100 to 103, 107*1 (unit 1: 5 channels)	AN100 to 102, 107*1 (unit 1: 4 channels)	AN100 to 103 (unit 1: 4 channels)	AN100 to 103 (unit 1: 4 channels)	AN100 (unit 1: 1 channel)
	AN200 to 211, 216, 217 (unit 2: 14 channels)	AN200 to 203, 206 to 211, 216, 217 (unit 2: 12 channels)	AN200 to 211, 216, 217 (unit 2: 14 channels)	AN200 to 203, 206 to 211, 216, 217 (unit 2: 12 channels)	AN200 to 203, 208, 210, 211, 216, 217 (unit 2: 9 channels)	AN200 to 202, 210, 211, 216, 217 (unit 2: 7 channels)	AN200 to 211, 216, 217 (unit 2: 14 channels)	AN208, 210, 211 (unit 2: 3 channels)		
3 channels simultaneous sampling function	3 channels × 2 units (unit 0, 1)								3 channels × 1 unit (unit 0)	
Programmable gain amplifier	6 channels								4 channels	
Comparator C	6 channels									
D/A converter	2 channels									
Temperature sensor	1 channel									
CRC calculator	Available									
Clock frequency accuracy measurement circuit	Available									
Trusted Secure IP (TSIP-Lite)	Available/Not available									
Event link controller	Available									
Packages	144-pin LQFP	100-pin LQFP	100-pin LQFP	100-pin LQFP	112-pin LQFP	100-pin LQFP	80-pin LQFP, LQFP	64-pin LQFP	100-pin LQFP	48-pin LQFP

Note 1. AN007 and AN107 cannot be used when PGA pseudo-differential input is enabled.

1.2 List of Products

Table 1.3 is a list of products, and Figure 1.1 shows how to read the product part no.

Table 1.3 List of Products (1/2)

Group	Part No.	Package	Code Flash Memory Capacity	RAM Capacity	Data Flash Memory Capacity	PGA pseudo-differential input	TSIP-Lite	USB	Operating temperature
RX66T (D-version)	R5F566TKCDFB	PLQP0144KA-B	1 Mbyte	128 Kbytes	32 Kbytes	Available	Not available	Available	-40 to 85°C
	R5F566TKGDFB	PLQP0144KA-B	1 Mbyte	128 Kbytes	32 Kbytes	Available	Available	Available	-40 to 85°C
	R5F566TFCDFB	PLQP0144KA-B	512 Kbytes	128 Kbytes	32 Kbytes	Available	Not available	Available	-40 to 85°C
	R5F566TFGDFB	PLQP0144KA-B	512 Kbytes	128 Kbytes	32 Kbytes	Available	Available	Available	-40 to 85°C
	R5F566TEADFH	PLQP0112JA-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 85°C
	R5F566TEEDFH	PLQP0112JA-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 85°C
	R5F566TAADFH	PLQP0112JA-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 85°C
	R5F566TAEDFH	PLQP0112JA-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 85°C
	R5F566TKADFP	PLQP0100KB-B	1 Mbyte	128 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 85°C
	R5F566TKBDFP	PLQP0100KB-B	1 Mbyte	128 Kbytes	32 Kbytes	Not available	Not available	Not available	-40 to 85°C
	R5F566TKCDFP	PLQP0100KB-B	1 Mbyte	128 Kbytes	32 Kbytes	Available	Not available	Available	-40 to 85°C
	R5F566TKEDFP	PLQP0100KB-B	1 Mbyte	128 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 85°C
	R5F566TKFDFP	PLQP0100KB-B	1 Mbyte	128 Kbytes	32 Kbytes	Not available	Available	Not available	-40 to 85°C
	R5F566TKGDFP	PLQP0100KB-B	1 Mbyte	128 Kbytes	32 Kbytes	Available	Available	Available	-40 to 85°C
	R5F566TFADFP	PLQP0100KB-B	512 Kbytes	128 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 85°C
	R5F566TFBDFP	PLQP0100KB-B	512 Kbytes	128 Kbytes	32 Kbytes	Not available	Not available	Not available	-40 to 85°C
	R5F566TFCDFP	PLQP0100KB-B	512 Kbytes	128 Kbytes	32 Kbytes	Available	Not available	Available	-40 to 85°C
	R5F566TFEDFP	PLQP0100KB-B	512 Kbytes	128 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 85°C
	R5F566TFFDFP	PLQP0100KB-B	512 Kbytes	128 Kbytes	32 Kbytes	Not available	Available	Not available	-40 to 85°C
	R5F566TFGDFP	PLQP0100KB-B	512 Kbytes	128 Kbytes	32 Kbytes	Available	Available	Available	-40 to 85°C
	R5F566TEADFP	PLQP0100KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 85°C
	R5F566TEBDFP	PLQP0100KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Not available	Not available	Not available	-40 to 85°C
	R5F566TEEDFP	PLQP0100KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 85°C
	R5F566TEFDFP	PLQP0100KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Not available	Available	Not available	-40 to 85°C
	R5F566TAADFP	PLQP0100KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 85°C
	R5F566TABDFP	PLQP0100KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Not available	Not available	Not available	-40 to 85°C
	R5F566TAEDFP	PLQP0100KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 85°C
	R5F566TAFDFP	PLQP0100KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Not available	Available	Not available	-40 to 85°C
	R5F566TEADFF	PLQP0080JA-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 85°C
	R5F566TEEDFF	PLQP0080JA-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 85°C
	R5F566TAADFF	PLQP0080JA-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 85°C
	R5F566TAEDFF	PLQP0080JA-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 85°C
	R5F566TEADFN	PLQP0080KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 85°C
	R5F566TEEDFN	PLQP0080KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 85°C
	R5F566TAADFN	PLQP0080KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 85°C
	R5F566TAEDFN	PLQP0080KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 85°C
	R5F566TEADFM	PLQP0064KB-C	512 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 85°C
	R5F566TEEDFM	PLQP0064KB-C	512 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 85°C
	R5F566TAADFM	PLQP0064KB-C	256 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 85°C
	R5F566TAEDFM	PLQP0064KB-C	256 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 85°C
R5F566TEBDFFL	PLQP0048KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Not available	Not available	Not available	-40 to 85°C	
R5F566TEFDFFL	PLQP0048KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Not available	Available	Not available	-40 to 85°C	
R5F566TABDFFL	PLQP0048KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Not available	Not available	Not available	-40 to 85°C	
R5F566TAFDFFL	PLQP0048KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Not available	Available	Not available	-40 to 85°C	

Table 1.3 List of Products (2/2)

Group	Part No.	Package	Code Flash Memory Capacity	RAM Capacity	Data Flash Memory Capacity	PGA pseudo-differential input	TSIP-Lite	USB	Operating temperature
RX66T (G-version)	R5F566TKCGFB	PLQP0144KA-B	1 Mbyte	128 Kbytes	32 Kbytes	Available	Not available	Available	-40 to 105°C
	R5F566TKGGFB	PLQP0144KA-B	1 Mbyte	128 Kbytes	32 Kbytes	Available	Available	Available	-40 to 105°C
	R5F566TFCGFB	PLQP0144KA-B	512 Kbytes	128 Kbytes	32 Kbytes	Available	Not available	Available	-40 to 105°C
	R5F566TFGGFB	PLQP0144KA-B	512 Kbytes	128 Kbytes	32 Kbytes	Available	Available	Available	-40 to 105°C
	R5F566TEAGFH	PLQP0112JA-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 105°C
	R5F566TEEGFH	PLQP0112JA-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 105°C
	R5F566TAAGFH	PLQP0112JA-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 105°C
	R5F566TAEGFH	PLQP0112JA-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 105°C
	R5F566TKAGFP	PLQP0100KB-B	1 Mbyte	128 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 105°C
	R5F566TKBGFP	PLQP0100KB-B	1 Mbyte	128 Kbytes	32 Kbytes	Not available	Not available	Not available	-40 to 105°C
	R5F566TKCGFP	PLQP0100KB-B	1 Mbyte	128 Kbytes	32 Kbytes	Available	Not available	Available	-40 to 105°C
	R5F566TKEGFP	PLQP0100KB-B	1 Mbyte	128 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 105°C
	R5F566TKFGFP	PLQP0100KB-B	1 Mbyte	128 Kbytes	32 Kbytes	Not available	Available	Not available	-40 to 105°C
	R5F566TKGGFP	PLQP0100KB-B	1 Mbyte	128 Kbytes	32 Kbytes	Available	Available	Available	-40 to 105°C
	R5F566TFAGFP	PLQP0100KB-B	512 Kbytes	128 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 105°C
	R5F566TFBGFP	PLQP0100KB-B	512 Kbytes	128 Kbytes	32 Kbytes	Not available	Not available	Not available	-40 to 105°C
	R5F566TFCGFP	PLQP0100KB-B	512 Kbytes	128 Kbytes	32 Kbytes	Available	Not available	Available	-40 to 105°C
	R5F566TFEGFP	PLQP0100KB-B	512 Kbytes	128 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 105°C
	R5F566TFFGFP	PLQP0100KB-B	512 Kbytes	128 Kbytes	32 Kbytes	Not available	Available	Not available	-40 to 105°C
	R5F566TFGGFP	PLQP0100KB-B	512 Kbytes	128 Kbytes	32 Kbytes	Available	Available	Available	-40 to 105°C
	R5F566TEAGFP	PLQP0100KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 105°C
	R5F566TEBGFP	PLQP0100KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Not available	Not available	Not available	-40 to 105°C
	R5F566TEEGFP	PLQP0100KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 105°C
	R5F566TEFGFP	PLQP0100KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Not available	Available	Not available	-40 to 105°C
	R5F566TAAGFP	PLQP0100KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 105°C
	R5F566TABGFP	PLQP0100KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Not available	Not available	Not available	-40 to 105°C
	R5F566TAEGFP	PLQP0100KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 105°C
	R5F566TAFGFP	PLQP0100KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Not available	Available	Not available	-40 to 105°C
	R5F566TEAGFF	PLQP0080JA-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 105°C
	R5F566TEEGFF	PLQP0080JA-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 105°C
	R5F566TAAGFF	PLQP0080JA-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 105°C
	R5F566TAEGFF	PLQP0080JA-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 105°C
	R5F566TEAGFN	PLQP0080KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 105°C
	R5F566TEEGFN	PLQP0080KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 105°C
	R5F566TAAGFN	PLQP0080KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 105°C
	R5F566TAEGFN	PLQP0080KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 105°C
	R5F566TEAGFM	PLQP0064KB-C	512 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 105°C
	R5F566TEEGFM	PLQP0064KB-C	512 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 105°C
	R5F566TAAGFM	PLQP0064KB-C	256 Kbytes	64 Kbytes	32 Kbytes	Available	Not available	Not available	-40 to 105°C
	R5F566TAEGFM	PLQP0064KB-C	256 Kbytes	64 Kbytes	32 Kbytes	Available	Available	Not available	-40 to 105°C
R5F566TEBGFL	PLQP0048KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Not available	Not available	Not available	-40 to 105°C	
R5F566TEFGFL	PLQP0048KB-B	512 Kbytes	64 Kbytes	32 Kbytes	Not available	Available	Not available	-40 to 105°C	
R5F566TABGFL	PLQP0048KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Not available	Not available	Not available	-40 to 105°C	
R5F566TAFGFL	PLQP0048KB-B	256 Kbytes	64 Kbytes	32 Kbytes	Not available	Available	Not available	-40 to 105°C	




Figure 1.1 How to Read the Product Part Number

1.3 Block Diagram

Figure 1.2 shows a block diagram.




Figure 1.2 Block Diagram

1.4 Pin Functions

Table 1.4 lists the pin functions.

Table 1.4 Pin Functions (1/6)

Classifications	Pin Name	I/O	Description
Digital power supply	VCC	—	Power supply pin. Connect this pin to the system power supply. Connect the pin to VSS via a 0.1- μ F multilayer ceramic capacitor. The capacitor should be placed close to the pin.
	VCL	—	Connect this pin to VSS via a 0.47- μ F smoothing capacitor used to stabilize the internal power supply. The capacitor should be placed close to the pin.
	VSS	—	Ground pin. Connect it to the system power supply (0 V).
Clock	XTAL	Output	Pins for a crystal resonator. An external clock signal can be input through the EXTAL pin.
	EXTAL	Input	
	BCLK	Output	Outputs the external bus clock for external devices.
CAC	CACREF	Input	Input pin for the clock frequency accuracy measurement circuit.
Operating mode control	MD	Input	Pins for setting the operating mode. The signal levels on these pins must not be changed during operation.
	UB	Input	Enable pin for boot mode (USB interface) and user boot mode
	UPSEL	Input	Selects the power supply method in boot mode (USB interface). The low level selects self-power mode and the high level selects bus power mode.
System control	RES#	Input	Reset pin. This MCU enters the reset state when this signal goes low.
	EMLE	Input	Input pin for the on-chip emulator enable signal. When the on-chip emulator is used, this pin should be driven high. When not used, it should be driven low.
On-chip emulator	FINED	I/O	FINE interface pin.
	TRST#	Input	Pins for the on-chip emulator. When the EMLE pin is driven high, these pins are dedicated for the on-chip emulator.
	TMS	Input	
	TDI	Input	
	TCK	Input	
	TDO	Output	
	TRCLK	Output	This pin outputs the clock for synchronization with the trace data.
	TRSYNC	Output	This pin indicates that output from the TRDATA0 to TRDATA3 pins is valid.
	TRSYNC1	Output	This pin indicates that output from the TRDATA4 to TRDATA7 pins is valid.
		TRDATA0, TRDATA1, TRDATA2, TRDATA3, TRDATA4, TRDATA5, TRDATA6, TRDATA7	Output
Address bus	A0 to A20	Output	Output pins for the address
Data bus	D0 to D15	I/O	Input and output pins for the bidirectional data bus
Multiplexed bus	A0/D0 to A15/D15	I/O	Address/data multiplexed bus
Bus control	RD#	Output	Strobe signal which indicates that reading from the external bus interface space is in progress
	WR#	Output	Strobe signal which indicates that writing to the external bus interface space is in progress, in 1-write strobe mode
	WR0#, WR1#	Output	Strobe signals which indicate that either group of data bus pins (D7 to D0, D15 to D8) is valid in writing to the external bus interface space, in byte strobe mode

Table 1.4 Pin Functions (2/6)

Classifications	Pin Name	I/O	Description
Bus control	BC0#, BC1#	Output	Strobe signals which indicate that either group of data bus pins (D7 to D0, D15 to D8) is valid in access to the external bus interface space, in 1-write strobe mode
	ALE	Output	Address latch signal when address/data multiplexed bus is selected
	WAIT#	Input	Input pin for wait request signals in access to the external space
	CS0# to CS3#	Output	Select signals for CS areas
Interrupt	NMI	Input	Non-maskable interrupt request pin
	IRQ0 to IRQ15	Input	Maskable interrupt request pins
	IRQ0-DS to IRQ15-DS	Input	Maskable interrupt request pins or pins which can also be used as triggers for release from deep software standby
Multi-function timer pulse unit 3	MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D	I/O	The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins
	MTIOC0A#, MTIOC0B#, MTIOC0C#, MTIOC0D#	I/O	The TGRA0 to TGRD0 input capture inverted input/output compare inverted output/PWM inverted output pins.
	MTIOC1A, MTIOC1B	I/O	The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins.
	MTIOC1A#, MTIOC1B#	I/O	The TGRA1 and TGRB1 input capture inverted input/output compare inverted output/PWM inverted output pins.
	MTIOC2A, MTIOC2B	I/O	The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins.
	MTIOC2A#, MTIOC2B#	I/O	The TGRA2 and TGRB2 input capture inverted input/output compare inverted output/PWM inverted output pins.
	MTIOC3A, MTIOC3B, MTIOC3C, MTIOC3D	I/O	The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins.
	MTIOC3A#, MTIOC3B#, MTIOC3C#, MTIOC3D#	I/O	The TGRA3 to TGRD3 input capture inverted input/output compare inverted output/PWM inverted output pins.
	MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D	I/O	The TGRA4 to TGRD4 input capture input/output compare output/PWM output pins
	MTIOC4A#, MTIOC4B#, MTIOC4C#, MTIOC4D#	I/O	The TGRA4 to TGRD4 input capture inverted input/output compare inverted output/PWM inverted output pins.
	MTIC5U, MTIC5V, MTIC5W	Input	The TGRU5, TGRV5, and TGRW5 input capture input/external pulse input pins
	MTIC5U#, MTIC5V#, MTIC5W#	Input	The TGRU5, TGRV5, and TGRW5 input capture inverted input/external pulse inverted input pins.
	MTIOC6A, MTIOC6B, MTIOC6C, MTIOC6D	I/O	The TGRA6 to TGRD6 input capture input/output compare output/PWM output pins
	MTIOC6A#, MTIOC6B#, MTIOC6C#, MTIOC6D#	I/O	The TGRA6 to TGRD6 input capture inverted input/output compare inverted output/PWM inverted output pins.
	MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D	I/O	The TGRA7 to TGRD7 input capture input/output compare output/PWM output pins
	MTIOC7A#, MTIOC7B#, MTIOC7C#, MTIOC7D#	I/O	The TGRA7 to TGRD7 input capture inverted input/output compare inverted output/PWM inverted output pins.
	MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D	I/O	The TGRA9 to TGRD9 input capture input/output compare output/PWM output pins
	MTIOC9A#, MTIOC9B#, MTIOC9C#, MTIOC9D#	I/O	The TGRA9 to TGRD9 input capture inverted input/output compare inverted output/PWM inverted output pins.
	MTCLKA, MTCLKB, MTCLKC, MTCLKD	Input	Input pins for the external clock.
	MTCLKA#, MTCLKB#, MTCLKC#, MTCLKD#	Input	Inverted input pins for the external clock.
ADSM0, ADSM1	Output	A/D conversion start request frame synchronization signal output pins.	

Table 1.4 Pin Functions (3/6)

Classifications	Pin Name	I/O	Description
General PWM timer	GTETRGA, GTETRGB, GTETRGC, GTETRGD	Input	External trigger input pin
	GTIOC0A to GTIOC9A, GTIOC0B to GTIOC9B	I/O	Input capture input/output compare output/PWM output pins
	GTIOC0A# to GTIOC9A#, GTIOC0B# to GTIOC9B#	I/O	Input capture inverted input/output compare inverted output/ PWM inverted output pins
	GTADSM0, GTADSM1	Output	A/D conversion start request monitoring output pins
8-bit timer	TMO0 to TMO7	Output	Compare match output pins.
	TMCi0 to TMCi7	Input	Input pins for the external clock to be input to the counter.
	TMRI0 to TMRI7	Input	Counter reset input pins.
Port output enable 3	POE0#, POE4#, POE8#, POE9#, POE10#, POE11#, POE12#, POE13#, POE14#	Input	Input pins for request signals to switch the MTU3 and GPTW pins between the high impedance state
Serial communications interface (SCIj)	• Asynchronous mode/clock synchronous mode		
	SCK1, SCK5, SCK6, SCK8, SCK9	I/O	Input/output pins for the clock
	RXD1, RXD5, RXD6, RXD8, RXD9	Input	Input pins for received data
	TXD1, TXD5, TXD6, TXD8, TXD9	Output	Output pins for transmitted data
	CTS1#, CTS5#, CTS6#, CTS8#, CTS9#	Input	Input pins for controlling the start of transmission and reception.
	RTS1#, RTS5#, RTS6#, RTS8#, RTS9#	Output	Output pins for controlling the start of transmission and reception.
	• Simple I ² C mode		
	SSCL1, SSCL5, SSCL6, SSCL8, SSCL9	I/O	Input/output pins for the I ² C clock.
	SSDA1, SSDA5, SSDA6, SSDA8, SSDA9	I/O	Input/output pins for the I ² C data.
	• Simple SPI mode		
	SCK1, SCK5, SCK6, SCK8, SCK9	I/O	Input/output pins for the clock
	SMISO1, SMISO5, SMISO6, SMISO8, SMISO9	I/O	Input/output pins for slave transmit data.
	SMOSI1, SMOSI5, SMOSI6, SMOSI8, SMOSI9	I/O	Input/output pins for master transmit data.
	SS1#, SS5#, SS6#, SS8#, SS9#	Input	Chip-select input pins.
Serial communications interface (SCIh)	• Asynchronous mode/clock synchronous mode		
	SCK12	I/O	Input/output pin for the clock
	RXD12	Input	Input pin for received data
	TXD12	Output	Output pin for transmitted data
	CTS12#	Input	Input pin for controlling the start of transmission and reception
	RTS12#	Output	Output pin for controlling the start of transmission and reception
	• Simple I ² C mode		
	SSCL12	I/O	Input/output pin for the I ² C clock
	SSDA12	I/O	Input/output pin for the I ² C data

Table 1.4 Pin Functions (4/6)

Classifications	Pin Name	I/O	Description	
Serial communications interface (SCIh)	• Simple SPI mode			
	SCK12	I/O	Input/output pin for the clock	
	SMISO12	I/O	Input/output pin for slave transmission of data	
	SMOSI12	I/O	Input/output pin for master transmission of data	
	SS12#	Input	Chip-select input pin	
	• Extended serial mode			
	RXDX12	Input	Input pin for received data	
	TXDX12	Output	Output pin for transmitted data	
	SIOX12	I/O	Input/output pin for received or transmitted data	
Serial communications interface (SCIi)	• Asynchronous mode/clock synchronous mode			
	SCK11	I/O	Input/output pin for the clock	
	RXD11	Input	Input pin for received data	
	TXD11	Output	Output pin for transmitted data	
	CTS11#	Input	Input pin for controlling the start of transmission and reception	
	RTS11#	Output	Output pin for controlling the start of transmission and reception	
	• Simple I ² C mode			
	SSCL11	I/O	Input/output pin for the I ² C clock	
	SSDA11	I/O	Input/output pin for the I ² C data	
	• Simple SPI mode			
	SCK11	I/O	Input/output pin for the clock	
	SMISO11	I/O	Input/output pin for slave transmission of data	
	SMOSI11	I/O	Input/output pin for master transmission of data	
	SS11#	Input	Chip-select input pin	
	I ² C bus interface	SCL0	I/O	Input/output pin for I ² C bus interface clocks. Bus can be directly driven by the N-channel open drain output.
		SDA0	I/O	Input/output pin for I ² C bus interface data. Bus can be directly driven by the N-channel open drain output.
USB 2.0 host/function module	VCC_USB	Input	Power supply pins	
	VSS_USB	Input	Ground pins	
	USB0_DP	I/O	Input or output USB transceiver D+ data	
	USB0_DM	I/O	Input or output USB transceiver D- data.	
	USB0_EXICEN	Output	Connect to the OTG power IC.	
	USB0_ID	Input	Connect to the OTG power IC.	
	USB0_VBUSEN	Output	USB VBUS power enable pins	
	USB0_OVRCURA, USB0_OVRCURB	Input	USB overcurrent pins	
	USB0_VBUS	Input	USB cable connection/disconnection detection input pins	
CAN module	CRX	Input	Input pins	
	CTX	Output	Output pins	
Serial peripheral interface	RSPCKA	I/O	Input/output pin for the RSPI clock.	
	MOSIA	I/O	Input/output pin for transmitting data from the RSPI master.	
	MISOA	I/O	Input/output pin for transmitting data from the RSPI slave.	
	SSLA0	I/O	Input/output pin to select the slave for the RSPI.	
	SSLA1 to SSLA3	Output	Output pins to select the slave for the RSPI.	

Table 1.4 Pin Functions (5/6)

Classifications	Pin Name	I/O	Description
12-bit A/D converter	AN000 to AN002, AN100 to AN102	Input	Input pins for the analog signals to be processed by the A/D converter. (Positive side input at PGA pseudo-differential input.)
	AN003 to AN007, AN103 to AN107, AN200 to AN211, AN216 to AN217	Input	Input pins for the analog signals to be processed by the A/D converter.
	ADST0, ADST1, ADST2	Output	Output pins for A/D conversion status.
	ADTRG0#, ADTRG1#, ADTRG2#	Input	Input pins for the external trigger signals that start the A/D conversion.
	PGAVSS0, PGAVSS1	Input	A common reference ground pin for PGA pseudo-differential input in the unit
12-bit D/A converter	DA0, DA1	Output	Output pins for the analog signals to be processed by the D/A converter
Comparator C	COMP0 to COMP5	Output	Comparator detection result output pins.
	CVREFC0, CVREFC1	Input	Analog reference voltage supply pins for comparator C.
	CMPCnm	Input	Analog input pin for CMPCnm (n = 0 to 5, m = 0 to 3)
Analog power supply	AVCC0	—	Analog voltage supply pin for 12-bit A/D converter unit 0. Connect the AVCC0 pin to AVCC1 or AVCC2 when 12-bit A/D converter unit 0 is not used.
	AVSS0	—	Analog ground pin for 12-bit A/D converter unit 0. Connect the AVSS0 pin to AVSS1 or AVSS2 when 12-bit A/D converter unit 0 is not used.
	AVCC1	—	Analog voltage supply pin for 12-bit A/D converter unit 1. Connect this pin to AVCC0 when not using the 12-bit A/D converter 1 but using the 12-bit A/D converter 0. Connect this pin to AVCC2 when not using the 12-bit A/D converter 0 and the 12-bit A/D converter 1.
	AVSS1	—	Analog ground pin for 12-bit A/D converter unit 1. Connect this pin to AVSS0 when not using the 12-bit A/D converter 1 but using the 12-bit A/D converter 0. Connect this pin to AVSS2 when not using the 12-bit A/D converter 0 and the 12-bit A/D converter 1.
	AVCC2	—	Analog voltage supply pin for the 12-bit A/D converter unit 2, reference voltage supply pin for the 12-bit D/A converter, analog voltage supply pin for the comparator C, and analog voltage supply pin for the temperature sensor. Connect this pin to either of AVCC0 or AVCC1 when not using the 12-bit A/D converter unit 2, 12-bit D/A converter, comparator C, and temperature sensor.
	AVSS2	—	Analog ground pin for the 12-bit A/D converter unit 2, reference ground pin for the D/A converter, analog ground pin for the comparator C, and analog ground pin for the temperature sensor. Connect this pin to either of AVSS0 or AVSS1 when not using the 12-bit A/D converter unit 2, 12-bit D/A converter, comparator C, and temperature sensor.

Table 1.4 Pin Functions (6/6)

Classifications	Pin Name	I/O	Description
I/O ports	P00, P01	I/O	2-bit input/output pins.
	P10 to P17	I/O	8-bit input/output pins.
	P20 to P27	I/O	8-bit input/output pins.
	P30 to P37	I/O	8-bit input/output pins.
	P40 to P47	I/O	8-bit input/output pins (P40 to P42, P44 to P46: input).
	P50 to P55	I/O	6-bit input/output pins.
	P60 to P65	I/O	6-bit input/output pins.
	P70 to P76	I/O	7-bit input/output pins.
	P80 to P82	I/O	3-bit input/output pins.
	P90 to P96	I/O	7-bit input/output pins.
	PA0 to PA7	I/O	8-bit input/output pins.
	PB0 to PB7	I/O	8-bit input/output pins.
	PC0 to PC6	I/O	7-bit input/output pins.
	PD0 to PD7	I/O	8-bit input/output pins.
	PE0 to PE6	I/O	7-bit input/output pins (PE2: input).
	PF0 to PF3	I/O	4-bit input/output pins.
	PG0 to PG2	I/O	3-bit input/output pins.
	PH0 to PH7	I/O	8-bit input/output pins (PH0, PH4: input).
	PK0 to PK2	I/O	3-bit input/output pins.

Note: When not using any of the A/D converter, D/A converter, comparator C and temperature sensor, connect the AVCC0, AVCC1 and AVCC2 pins to VCC, and connect the AVSS0, AVSS1 and AVSS2 pins to VSS, respectively.

Note: When the pin functions have “-DS” appended to their names, they can also be used as triggers for release from deep software standby.

1.5 Pin Assignments

1.5.1 144-Pin LQFP (with PGA pseudo-differential input and with USB pin)




Figure 1.3 Pin Assignment (144-pin LQFP) with PGA pseudo-differential input and with USB pin

1.5.2 112-Pin LQFP (with PGA pseudo-differential input and without USB pin)




Figure 1.4 Pin Assignment (112-pin LQFP) with PGA pseudo-differential input and without USB pin

1.5.3 100-Pin LQFP (with PGA pseudo-differential input and with USB pin)




Figure 1.5 Pin Assignment (100-pin LQFP) with PGA pseudo-differential input and with USB pin

1.5.4 100-Pin LQFP (with PGA pseudo-differential input and without USB pin)




Figure 1.6 Pin Assignment (100-pin LQFP) with PGA pseudo-differential input and without USB pin

1.5.5 100-Pin LQFP (without PGA pseudo-differential input and without USB pin)




Figure 1.7 Pin Assignment (100-pin LQFP) without PGA pseudo-differential input and without USB pin

1.5.6 80-Pin LQFP and LFQFP
(with PGA pseudo-differential input and without USB pin)




Figure 1.8 Pin Assignment (80-pin LQFP and LFQFP) with PGA pseudo-differential input and without USB pin

1.5.7 64-Pin LQFP and LFQFP
(with PGA pseudo-differential input and without USB pin)




Figure 1.9 Pin Assignment (64-pin LFQFP) with PGA pseudo-differential input and without USB pin

1.5.8 48-Pin LQFP (without PGA pseudo-differential input and without USB pin)




Figure 1.10 Pin Assignment (48-pin LQFP) without PGA pseudo-differential input and without USB pin

1.6 List of Pin and Pin Functions

1.6.1 144-Pin LQFP (with PGA pseudo-differential input and with USB pin)

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (1/7)

Pin Number 144-Pin LQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Communica tions (USB)	Interrupt (IRQ, NMI)	Analog	Others
1		P14		MTIOC4B/ MTIOC4B#/ GTIOC2A/GTIOC9A/ GTIOC2A#/ GTIOC9A#			IRQ11		
2		P13		MTIOC4A/ MTIOC4A#/ GTIOC1A/GTIOC8A/ GTIOC1A#/ GTIOC8A#			IRQ10		
3		P12		MTIOC3B/ MTIOC3B#/ GTIOC0A/GTIOC7A/ GTIOC0A#/ GTIOC7A#			IRQ9		
4		PE6	RD#	GTETRGA/ GTETRGA#/ GTETRGC/ GTETRGC#/ GTETRGD/POE10#			IRQ3		
5		PE5	BCLK	MTIOC9D/ MTIOC9D#/ GTIOC3A/ GTETRGA/ GTIOC3A#/ GTETRGA#	SCK9/CTS9#/ RTS9#/SS9#		IRQ0		ADST0
6	VCC								
7	EMLE								
8	VSS								
9	UB	P00	A11	MTIOC9A/ MTIOC9A#/ CACREF	RXD9/SMISO9/ SSCL9/RXD12/ SMISO12/SSCL12/ RXDX12		IRQ2		ADST1/ COMP0
10	VCL								
11	MD/FINED								
12		P01	A10	MTIOC9C/ MTIOC9C#/ GTETRGA/ GTETRGA#/ GTETRGC/ GTETRGC#/ GTETRGD/POE12#	TXD9/SMOSI9/ SSDA9/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12		IRQ4		ADST2/ COMP1
13		PE4	A9	MTCLKC/MTCLKC#/ GTETRGA/ GTETRGA#/ GTETRGC/ GTETRGC#/ GTETRGD/POE10#	SCK9		IRQ1		
14		PE3	A8	MTCLKD/MTCLKD#/ GTETRGA/ GTETRGA#/ GTETRGC/ GTETRGC#/ GTETRGD/POE11#	CTS9#/RTS9#/ SS9#		IRQ2-DS		
15	RES#								
16	XTAL	P37							
17	VSS								
18	EXTAL	P36							
19	VCC								
20	UPSEL	PE2		POE10#			NMI		

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (2/7)

Pin Number 144-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Communications (USB)	Interrupt (IRQ, NMI)	Analog	Others
21		PE1	WR0#/WR#	MTIOC9D/ MTIOC9D#/TMO5	CTS5#/RTS5#/ SS5#/CTS12#/ RTS12#/SS12#/ SSLA3		IRQ15		
22		PE0	WR1#/ BC1#/ WAIT#	MTIOC9B/ MTIOC9B#/TMC11/ TMC15	RXD5/SMISO5/ SSCL5/SSLA2/ CRX0	USB0_OVR CURB	IRQ7		
23	TRST#	PD7		MTIOC9A/ MTIOC9A#/ GTIOC0A/GTIOC3A/ GTIOC0A#/ GTIOC3A#/TMR11/ TMR15	TXD5/SMOSI5/ SSDA5/SSLA1/ CTX0		IRQ8		
24	TMS	PD6		MTIOC9C/ MTIOC9C#/ GTIOC0B/GTIOC3B/ GTIOC0B#/ GTIOC3B#/TMO1	CTS1#/RTS1#/ SS1#/CTS11#/ RTS11#/SS11#/ SSLA0		IRQ5		ADST0
25	TDI	PD5		GTIOC1A/ GTETRGA/ GTIOC1A#/TMR10/ TMR16	RXD1/SMISO1/ SSCL1/RXD11/ SMISO11/SSCL11		IRQ6		
26	TCK	PD4		GTIOC1B/ GTETRGB/ GTIOC1B#/TMC10/ TMC16	SCK1/SCK11		IRQ2		
27	TDO	PD3		GTIOC2A/ GTETRGC/ GTIOC2A#/TMO0	TXD1/SMOSI1/ SSDA1/TXD11/ SMOSI11/SSDA11				
28	TRCLK	PD2	A7	GTIOC2B/GTIOC0A/ GTIOC2B#/ GTIOC0A#/TMC11/ TMO4	SCK5/SCK8/ MOSIA	USB0_VBUS			
29	TRDATA3	PD1	A6	GTIOC3A/GTIOC0B/ GTIOC3A#/ GTIOC0B#/TMO2	RXD8/SMISO8/ SSCL8/MISOA				
30	TRDATA2	PD0	A5	GTIOC3B/GTIOC1A/ GTIOC3B#/ GTIOC1A#/TMO6	TXD8/SMOSI8/ SSDA8/RSPCKA				
31	TRDATA7	PF3	A19/CS3#	GTETRGA/TMO7	CTS11#/RTS11#/ SS11#/CRX0		IRQ14		COMP0
32	TRDATA6	PF2	A18/CS2#	GTETRGB/TMO3	SCK11/CTX0		IRQ5		COMP1
33	TRDATA5	PF1	A17/CS1#	GTETRGC/TMO5	RXD11/SMISO11/ SSCL11		IRQ13		COMP2
34	TRDATA4	PF0	A0/BC0#	GTETRGD/TMO1	TXD11/SMOSI11/ SSDA11		IRQ12		COMP3
35						USB0_DM			
36						USB0_DP			
37	VSS_USB								
38	VCC_USB								
39	TRDATA1	PB7	A4	GTIOC1B/ GTIOC1B#	SCK5/SCK11/ SCK12	USB0_OVR CURB			
40	TRDATA0	PB6	A3	GTIOC2A/ GTIOC2A#	RXD5/SMISO5/ SSCL5/RXD11/ SMISO11/SSCL11/ RXD12/SMISO12/ SSCL12/RXD12/ CRX0	USB0_OVR CURA	IRQ2		
41	TRSYNC	PB5	A2	GTIOC2B/ GTIOC2B#	TXD5/SMOSI5/ SSDA5/TXD11/ SMOSI11/SSDA11/ TXD12/SMOSI12/ SSDA12/TXD12/ SIOX12/CTX0	USB0_VBUS EN			

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (3/7)

Pin Number 144-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Communica tions (USB)	Interrupt (IRQ, NMI)	Analog	Others
42	VCC								
43	TRSYNC1	PB4	A1	GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/POE8#	CTS5#/RTS5#/ SS5#/SCK11/ CTS11#/RTS11#/ SS11#	USB0_OVR CURB	IRQ3-DS		
44	VSS								
45		PC2	CS1#	MTIOC0D/ MTIOC0D#/ GTADSM0	SCK8	USB0_ID/ USB0_OVR CURA	IRQ15		ADSM0/ COMP5
46		PC1	A16	MTIOC0C/ MTIOC0C#/ GTADSM1	TXD8/SMOSI8/ SSDA8	USB0_EXIC EN/ USB0_VBUS EN	IRQ13		ADSM1/ COMP4
47		PC0	CS0#	MTIOC0B/ MTIOC0B#	RXD8/SMISO8/ SSCL8	USB0_VBUS	IRQ12		COMP3
48		PB3	A7	MTIOC0A/ MTIOC0A#/CACREF	SCK6/RSPCKA		IRQ9		
49		PB2	A6	MTIOC0B/ MTIOC0B#/ GTADSM0/TMRI0	TXD6/SMOSI6/ SSDA6/SDA0				ADSM0
50		PB1	A5	MTIOC0C/ MTIOC0C#/ GTADSM1/TMCI0	RXD6/SMISO6/ SSCL6/SCL0		IRQ4		ADSM1
51		PB0	A0/BC0#/A4	MTIOC0D/ MTIOC0D#/TMO0	TXD6/SMOSI6/ SSDA6/CTS11#/ RTS11#/SS11#/ MOSIA		IRQ8		ADTRG2#
52		PA7	A15	MTCLKA/MTCLKC/ MTCLKA#/ MTCLKC#/ GTADSM0/TMO2	RXD11/SMISO11/ SSCL11/RXD12/ SMISO12/SSCL12/ RXDX12/CRX0				ADSM0
53		PA6	A14	MTCLKB/MTCLKD/ MTCLKB#/ MTCLKD#/ GTADSM1/TMO6	TXD11/SMOSI11/ SSDA11/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/ CTX0		IRQ7		ADSM1
54		PA5	A3	MTIOC1A/ MTIOC1A#/TMCI3	RXD6/SMISO6/ SSCL6/RXD8/ SMISO8/SSCL8/ MISOA		IRQ1		ADTRG1#
55		PA4	A2	MTIOC1B/ MTIOC1B#/TMCI7	SCK6/TXD8/ SMOSI8/SSDA8/ RSPCKA				ADTRG0#
56		PA3	A1	MTIOC2A/ MTIOC2A#/ GTADSM0/TMRI7	TXD9/SMOSI9/ SSDA9/SCK8/ SSLA0				
57		PA2	A0/BC0#	MTIOC2B/ MTIOC2B#/ GTADSM1/TMO7	CTS6#/RTS6#/ SS6#/RXD9/ SMISO9/SSCL9/ SCK11/SSLA1				
58		PA1		MTIOC6A/ MTIOC6A#/TMO4	TXD9/SMOSI9/ SSDA9/RXD11/ SMISO11/SSCL11/ SSLA2/CRX0	USB0_ID/ USB0_OVR CURA	IRQ14-DS		ADTRG0#
59		PA0		MTIOC6C/ MTIOC6C#/TMO2	SCK9/TXD11/ SMOSI11/SSDA11/ SSLA3/CTX0	USB0_EXIC EN/ USB0_VBUS EN			
60		P35	A13	MTIOC2A/MTIOC9A/ MTIOC2A#/ MTIOC9A#/ GTADSM0/TMO0	CTS8#/RTS8#/ SS8#/TXD1/ SMOSI1/SSDA1		IRQ6		

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (4/7)

Pin Number 144-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Communica tions (USB)	Interrupt (IRQ, NMI)	Analog	Others
61		P34	A12	MTIOC2B/MTIOC9B/ MTIOC2B#/ MTIOC9B#/ GTADSM1/ GTETRGM/TMO4	CTS9#/RTS9#/ SS9#/RXD1/ SMISO1/SSCL1	USB0_OVR CURB	IRQ3		
62		PC6		MTIOC1A/MTIOC9C/ MTIOC1A#/ MTIOC9C#	RXD11/SMISO11/ SSCL11/CRX0		IRQ11-DS		
63		PC5		MTIOC1B/MTIOC9D/ MTIOC1B#/ MTIOC9D#	TXD11/SMOSI11/ SSDA11/CTX0		IRQ10-DS		
64	VCC								
65		P96	CS0#/ WAIT#	GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/POE4#	CTS8#/RTS8#/ SS8#		IRQ4-DS		
66	VSS								
67		P95		MTIOC6B/ MTIOC6B#/ GTIOC4A/GTIOC7A/ GTIOC4A#/ GTIOC7A#					
68		P94		MTIOC7A/ MTIOC7A#/ GTIOC5A/GTIOC8A/ GTIOC5A#/ GTIOC8A#					
69		P93		MTIOC7B/ MTIOC7B#/ GTIOC6A/GTIOC9A/ GTIOC6A#/ GTIOC9A#					
70		P92		MTIOC6D/ MTIOC6D#/ GTIOC4B/GTIOC7B/ GTIOC4B#/ GTIOC7B#					
71		P91		MTIOC7C/ MTIOC7C#/ GTIOC5B/GTIOC8B/ GTIOC5B#/ GTIOC8B#					
72		P90		MTIOC7D/ MTIOC7D#/ GTIOC6B/GTIOC9B/ GTIOC6B#/ GTIOC9B#					
73		P76	D0 [A0/D0]	MTIOC4D/ MTIOC4D#/ GTIOC2B/GTIOC6B/ GTIOC2B#/ GTIOC6B#					
74		P75	D1 [A1/D1]	MTIOC4C/ MTIOC4C#/ GTIOC1B/GTIOC5B/ GTIOC1B#/ GTIOC5B#					
75		P74	D2 [A2/D2]	MTIOC3D/ MTIOC3D#/ GTIOC0B/GTIOC4B/ GTIOC0B#/ GTIOC4B#					
76		P73	D3 [A3/D3]	MTIOC4B/ MTIOC4B#/ GTIOC2A/GTIOC6A/ GTIOC2A#/ GTIOC6A#					

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (5/7)

Pin Number 144-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Communica tions (USB)	Interrupt (IRQ, NMI)	Analog	Others
77		P72	D4 [A4/D4]	MTIOC4A/ MTIOC4A#/ GTIOC1A/GTIOC5A/ GTIOC1A#/ GTIOC5A#					
78		P71	D5 [A5/D5]	MTIOC3B/ MTIOC3B#/ GTIOC0A/GTIOC4A/ GTIOC0A#/ GTIOC4A#					
79		P70	D6 [A6/D6]	GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/POE0#	CTS9#/RTS9#/ SS9#		IRQ5-DS		
80		PG2	D11 [A11/ D11]	GTETRGA/ GTIOC0B/ GTIOC0B#	SCK9		IRQ2		COMP0
81		PG1	D12 [A12/ D12]	GTIOC0A/ GTIOC0A#	TXD9/SMOSI9/ SSDA9		IRQ1		COMP1
82		PG0	D13 [A13/ D13]	GTIOC1B/ GTIOC1B#	RXD9/SMISO9/ SSCL9		IRQ0		COMP2
83		PK2	D14 [A14/ D14]	GTIOC1A/ GTIOC1A#/POE12#	CTS9#/RTS9#/ SS9#/SCK5		IRQ9-DS		COMP3
84		PK1	D15 [A15/ D15]	GTIOC2B/ GTIOC2B#/POE13#	CTS8#/RTS8#/ SS8#/TXD5/ SMOSI5/SSDA5		IRQ8-DS		COMP4
85		PK0	CS1#	GTIOC2A/ GTIOC2A#/POE14#	RXD5/SMIOS5/ SSCL5		IRQ15-DS		COMP5
86		P33	D7 [A7/D7]	MTIOC3A/MTCLKA/ MTIOC3A#/ MTCLKA#/GTIOC3B/ GTIOC3B#/TMO0	SSLA3		IRQ13-DS		
87		P32	D8 [A8/D8]	MTIOC3C/MTCLKB/ MTIOC3C#/ MTCLKB#/GTIOC3A/ GTIOC3A#/TMO6	SSLA2		IRQ12-DS		
88	VCC								
89		P31	D9 [A9/D9]	MTIOC0A/MTCLKC/ MTIOC0A#/ MTCLKC#/TMRI6	SSLA1		IRQ6		
90	VSS								
91		P30	D10 [A10/ D10]	MTIOC0B/MTCLKD/ MTIOC0B#/ MTCLKD#/TMC16	SCK8/CTS8#/ RTS8#/SS8#/ SSLA0		IRQ7		COMP3
92		P27	CS3#	MTIOC1A/MTIOC0C/ MTIOC1A#/ MTIOC0C#/POE9#			IRQ15		
93		P26	CS2#	MTIOC9A/ MTIOC9A#	CTS1#/RTS1#/ SS1#		IRQ11		ADST0
94		P25	CS3#	MTIOC9C/ MTIOC9C#	SCK1		IRQ10		ADST1
95		P24	D11 [A11/ D11]	MTIC5U/MTIC5U#/ TMC12/TMO6	CTS8#/RTS8#/ SS8#/SCK8/ RSPCKA		IRQ4		COMP0
96		P23	D12 [A12/ D12]	MTIC5V/MTIC5V#/ TMO2/CACREF	TXD8/SMOSI8/ SSDA8/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/ MOSIA/CTX0		IRQ11		COMP1
97		P22	D13 [A13/ D13]	MTIC5W/MTCLKD/ MTIC5W#/ MTCLKD#/ MTIOC9B/TMRI2/ TMO4	RXD8/SMIOS8/ SSCL8/RXD12/ SMISO12/SSCL12/ RXDX12/MISOA/ CRX0		IRQ10		ADTRG2#/ COMP2

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (6/7)

Pin Number 144-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Communica tions (USB)	Interrupt (IRQ, NMI)	Analog	Others
98		PC4	A20	MTIOC9B/ MTIOC9B#	TXD1/SMOSI1/ SSDA1/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12				ADST2/ COMP5
99		PC3		MTIOC9D/ MTIOC9D#	RXD1/SMISO1/ SSCL1/RXD12/ SMISO12/SSCL12/ RXDX12		IRQ14		COMP4
100		P21	D14 [A14/ D14]	MTIOC9A/MTCLKA/ MTIOC9A#/ MTCLKA#/TMCI4	TXD8/SMOSI8/ SSDA8/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/ MOSIA		IRQ6-DS	AN217	ADTRG1#/ COMP5
101		P20	D15 [A15/ D15]	MTIOC9C/MTCLKB/ MTIOC9C#/ MTCLKB#/TMRI4	CTS8#/RTS8#/ SS8#/SCK8/ RSPCKA		IRQ7-DS	AN216	ADTRG0#/ COMP4
102		P65	A12				IRQ9	AN211/ CMPC53/ DA1	
103		P64	A13				IRQ8	AN210/ CMPC33/ DA0	
104	AVCC2								
105	AVCC2								
106	AVSS2								
107		P63	A14/A12				IRQ7	AN209/ CMPC23	
108		P62	A15/A13				IRQ6	AN208/ CMPC43	
109		P61	A16/A14				IRQ5	AN207/ CMPC13	
110		P60	A17/A15				IRQ4	AN206/ CMPC03	
111		P55	A18/A16				IRQ3	AN203/ CMPC32	
112		P54	A19/A17				IRQ2	AN202/ CMPC22	
113		P53	A20/A18				IRQ1	AN201/ CMPC12	
114		P52					IRQ0	AN200/ CMPC02	
115		P51						AN205/ CMPC52	
116		P50						AN204/ CMPC42	
117		PH7						AN106/ CVREFC1	
118		PH6						AN105	
119		PH5						AN104	
120		P47						AN103	
121		P46						AN102/ CMPC50/ CMPC51	
122		P45						AN101/ CMPC40/ CMPC41	
123		P44						AN100/ CMPC30/ CMPC31	
124		PH4						AN107/ PGAVSS1	

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (7/7)

Pin Number 144-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Communica tions (USB)	Interrupt (IRQ, NMI)	Analog	Others
125		PH3						AN006/ CVREFC0	
126		PH2						AN005	
127		PH1						AN004	
128		P43						AN003	
129		P42						AN002/ CMPC20/ CMPC21	
130		P41						AN001/ CMPC10/ CMPC11	
131		P40						AN000/ CMPC00/ CMPC01	
132		PH0						AN007/ PGAVSS0	
133	AVCC1								
134	AVCC0								
135	AVSS0								
136	AVSS1								
137		P82	ALE/WAIT#	MTIC5U/MTIC5U#/ TMO4	SCK6/SCK12		IRQ3		COMP5
138		P81	CS2#	MTIC5V/MTIC5V#/ TMC14	TXD6/SMOSI6/ SSDA6/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12				COMP4
139		P80	CS1#	MTIC5W/MTIC5W#/ TMR14	RXD6/SMISO6/ SSCL6/RXD12/ SMISO12/SSCL12/ RXDX12		IRQ5		COMP3
140		P11	RD#	MTIOC3A/MTCLKC/ MTIOC3A#/ MTCLKC#/ MTIOC9D/GTIOC3B/ GTETRGA/ GTIOC3B#/ GTETRGC/TMO3/ POE9#			IRQ1-DS		
141		P10		MTIOC9B/MTCLKD/ MTIOC9B#/ MTCLKD#/ GTETRGA/ GTETRGC/TMR13/ POE12#	CTS6#/RTS6#/ SS6#		IRQ0-DS		
142		P17		MTIOC4D/ MTIOC4D#/ GTIOC2B/GTIOC9B/ GTIOC2B#/ GTIOC9B#			IRQ14		
143		P16		MTIOC4C/ MTIOC4C#/ GTIOC1B/GTIOC8B/ GTIOC1B#/ GTIOC8B#			IRQ13		
144		P15		MTIOC3D/ MTIOC3D#/ GTIOC0B/GTIOC7B/ GTIOC0B#/ GTIOC7B#			IRQ12		

1.6.2 112-Pin LFQFP (with PGA pseudo-differential input and without USB pin)

Table 1.6 List of Pin and Pin Functions (112-pin with PGA pseudo-differential input and without USB pin) (1/5)

Pin Number 112-pin LQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
1		P14		MTIOC4B/MTIOC4B#/ GTIOC2A/GTIOC9A/ GTIOC2A#/GTIOC9A#		IRQ11		
2		P13		MTIOC4A/MTIOC4A#/ GTIOC1A/GTIOC8A/ GTIOC1A#/GTIOC8A#		IRQ10		
3		P12		MTIOC3B/MTIOC3B#/ GTIOC0A/GTIOC7A/ GTIOC0A#/GTIOC7A#		IRQ9		
4		PE5	BCLK	MTIOC9D/MTIOC9D#/ GTIOC3A/GTETRGB/ GTIOC3A#/GTETRGD	SCK9/CTS9#/RTS9#/ SS9#	IRQ0		ADST0
5	EMLE							
6	VSS							
7	UB	P00	A11	MTIOC9A/MTIOC9A#/ CACREF	RXD9/SMISO9/SSCL9/ RXD12/SMISO12/ SSCL12/RXD12	IRQ2		ADST1/ COMP0
8	VCL							
9	MD/FINED							
10		P01	A10	MTIOC9C/MTIOC9C#/ GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE12#	TXD9/SMOSI9/SSDA9/ TXD12/SMOSI12/ SSDA12/TXD12/ SIOX12	IRQ4		ADST2/ COMP1
11		PE4	A9	MTCLKC/MTCLKC#/ GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE10#	SCK9	IRQ1		
12		PE3	A8	MTCLKD/MTCLKD#/ GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE11#	CTS9#/RTS9#/SS9#	IRQ2-DS		
13	RES#							
14	XTAL	P37						
15	VSS							
16	EXTAL	P36						
17	VCC							
18		PE2		POE10#		NMI		
19		PE1	WR0#/WR#	MTIOC9D/MTIOC9D#/ TMO5	CTS5#/RTS5#/SS5#/ CTS12#/RTS12#/ SS12#/SSLA3	IRQ15		
20		PE0	WR1#/BC1#/ WAIT#	MTIOC9B/MTIOC9B#/ TMC11/TMC15	RXD5/SMISO5/SSCL5/ SSLA2/CRX0	IRQ7		
21	TRST#	PD7		MTIOC9A/MTIOC9A#/ GTIOC0A/GTIOC3A/ GTIOC0A#/GTIOC3A#/ TMR11/TMR15	TXD5/SMOSI5/SSDA5/ SSLA1/CTX0	IRQ8		
22	TMS	PD6		MTIOC9C/MTIOC9C#/ GTIOC0B/GTIOC3B/ GTIOC0B#/GTIOC3B#/ TMO1	CTS11#/RTS11#/SS11#/ CTS11#/RTS11#/ SS11#/SSLA0	IRQ5		ADST0
23	TDI	PD5		GTIOC1A/GTETRGA/ GTIOC1A#/TMR10/ TMR16	RXD1/SMISO1/SSCL1/ RXD11/SMISO11/ SSCL11	IRQ6		
24	TCK	PD4		GTIOC1B/GTETRGB/ GTIOC1B#/TMC10/ TMC16	SCK1/SCK11	IRQ2		

Table 1.6 List of Pin and Pin Functions (112-pin with PGA pseudo-differential input and without USB pin) (2/5)

Pin Number 112-pin LQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
25	TDO	PD3		GTIOC2A/GTETRGC/ GTIOC2A#/TMO0	TXD1/SMOSI1/SSDA1/ TXD11/SMOSI11/ SSDA11			
26	TRCLK	PD2	A7	GTIOC2B/GTIOC0A/ GTIOC2B#/GTIOC0A#/ TMC11/TMO4	SCK5/SCK8/MOSIA			
27	TRDATA3	PD1	A6	GTIOC3A/GTIOC0B/ GTIOC3A#/GTIOC0B#/ TMO2	RXD8/SMISO8/SSCL8/ MISOA			
28	TRDATA2	PD0	A5	GTIOC3B/GTIOC1A/ GTIOC3B#/GTIOC1A#/ TMO6	TXD8/SMOSI8/SSDA8/ RSPCKA			
29	TRDATA1	PB7	A4	GTIOC1B/GTIOC1B#	SCK5/SCK11/SCK12			
30	TRDATA0	PB6	A3	GTIOC2A/GTIOC2A#	RXD5/SMISO5/SSCL5/ RXD11/SMISO11/ SSCL11/RXD12/ SMISO12/SSCL12/ RXDX12/CRX0	IRQ2		
31	TRSYNC	PB5	A2	GTIOC2B/GTIOC2B#	TXD5/SMOSI5/SSDA5/ TXD11/SMOSI11/ SSDA11/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/CTX0			
32	VCC							
33		PB4	A1	GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE8#	CTS5#/RTS5#/SS5#/ SCK11/CTS11#/ RTS11#/SS11#	IRQ3-DS		
34	VSS							
35		PC2	CS1#	MTIOC0D/MTIOC0D#/ GTADSM0	SCK8	IRQ15		ADSM0/ COMP5
36		PC1	A16	MTIOC0C/MTIOC0C#/ GTADSM1	TXD8/SMOSI8/SSDA8	IRQ13		ADSM1/ COMP4
37		PC0	CS0#	MTIOC0B/MTIOC0B#	RXD8/SMISO8/SSCL8	IRQ12		COMP3
38		PB3		MTIOC0A/MTIOC0A#/ CACREF	SCK6/RSPCKA	IRQ9		
39		PB2		MTIOC0B/MTIOC0B#/ GTADSM0/TMRI0	TXD6/SMOSI6/SSDA6/ SDA0			ADSM0
40		PB1		MTIOC0C/MTIOC0C#/ GTADSM1/TMC10	RXD6/SMISO6/SSCL6/ SCL0	IRQ4		ADSM1
41		PB0	A0/BC0#	MTIOC0D/MTIOC0D#/ TMO0	TXD6/SMOSI6/SSDA6/ CTS11#/RTS11#/ SS11#/MOSIA	IRQ8		ADTRG2#
42		PA5		MTIOC1A/MTIOC1A#/ TMC13	RXD6/SMISO6/SSCL6/ RXD8/SMISO8/SSCL8/ MISOA	IRQ1		ADTRG1#
43		PA4		MTIOC1B/MTIOC1B#/ TMC17	SCK6/TXD8/SMOSI8/ SSDA8/RSPCKA			ADTRG0#
44		PA3		MTIOC2A/MTIOC2A#/ GTADSM0/TMRI7	TXD9/SMOSI9/SSDA9/ SCK8/SSLA0			
45		PA2	A0/BC0#	MTIOC2B/MTIOC2B#/ GTADSM1/TMO7	CTS6#/RTS6#/SS6#/ RXD9/SMISO9/SSCL9/ SSLA1			
46		PA1		MTIOC6A/MTIOC6A#/ TMO4	TXD9/SMOSI9/SSDA9/ RXD11/SMISO11/ SSCL11/SSLA2/CRX0	IRQ14-DS		ADTRG0#
47		PA0		MTIOC6C/MTIOC6C#/ TMO2	SCK9/TXD11/SMOSI11/ SSDA11/SSLA3/CTX0			
48	VCC							
49		P96	CS0#/WAIT#	GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE4#	CTS8#/RTS8#/SS8#	IRQ4-DS		

Table 1.6 List of Pin and Pin Functions (112-pin with PGA pseudo-differential input and without USB pin) (3/5)

Pin Number 112-pin LQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
50	VSS							
51		P95		MTIOC6B/MTIOC6B#/ GTIOC4A/GTIOC7A/ GTIOC4A#/GTIOC7A#				
52		P94		MTIOC7A/MTIOC7A#/ GTIOC5A/GTIOC8A/ GTIOC5A#/GTIOC8A#				
53		P93		MTIOC7B/MTIOC7B#/ GTIOC6A/GTIOC9A/ GTIOC6A#/GTIOC9A#				
54		P92		MTIOC6D/MTIOC6D#/ GTIOC4B/GTIOC7B/ GTIOC4B#/GTIOC7B#				
55		P91		MTIOC7C/MTIOC7C#/ GTIOC5B/GTIOC8B/ GTIOC5B#/GTIOC8B#				
56		P90		MTIOC7D/MTIOC7D#/ GTIOC6B/GTIOC9B/ GTIOC6B#/GTIOC9B#				
57		P76	D0 [A0/D0]	MTIOC4D/MTIOC4D#/ GTIOC2B/GTIOC6B/ GTIOC2B#/GTIOC6B#				
58		P75	D1 [A1/D1]	MTIOC4C/MTIOC4C#/ GTIOC1B/GTIOC5B/ GTIOC1B#/GTIOC5B#				
59		P74	D2 [A2/D2]	MTIOC3D/MTIOC3D#/ GTIOC0B/GTIOC4B/ GTIOC0B#/GTIOC4B#				
60		P73	D3 [A3/D3]	MTIOC4B/MTIOC4B#/ GTIOC2A/GTIOC6A/ GTIOC2A#/GTIOC6A#				
61		P72	D4 [A4/D4]	MTIOC4A/MTIOC4A#/ GTIOC1A/GTIOC5A/ GTIOC1A#/GTIOC5A#				
62		P71	D5 [A5/D5]	MTIOC3B/MTIOC3B#/ GTIOC0A/GTIOC4A/ GTIOC0A#/GTIOC4A#				
63		P70	D6 [A6/D6]	GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE0#	CTS9#/RTS9#/SS9#	IRQ5-DS		
64		PG2	D11 [A11/D11]	GTETRGA/GTIOC0B/ GTIOC0B#	SCK9	IRQ2		COMP0
65		PG1	D12 [A12/D12]	GTIOC0A/GTIOC0A#	TXD9/SMOSI9/SSDA9	IRQ1		COMP1
66		PG0	D13 [A13/D13]	GTIOC1B/GTIOC1B#	RXD9/SMISO9/SSCL9	IRQ0		COMP2
67		P33	D7 [A7/D7]	MTIOC3A/MTCLKA/ MTIOC3A#/MTCLKA#/ GTIOC3B/GTIOC3B#/ TMO0	SSLA3	IRQ13-DS		
68		P32	D8 [A8/D8]	MTIOC3C/MTCLKB/ MTIOC3C#/MTCLKB#/ GTIOC3A/GTIOC3A#/ TMO6	SSLA2	IRQ12-DS		
69	VCC							
70		P31	D9 [A9/D9]	MTIOC0A/MTCLKC/ MTIOC0A#/MTCLKC#/ TMR16	SSLA1	IRQ6		
71	VSS							
72		P30	D10 [A10/D10]	MTIOC0B/MTCLKD/ MTIOC0B#/MTCLKD#/ TMC16	SCK8/CTS8#/RTS8#/ SS8#/SSLA0	IRQ7		COMP3

Table 1.6 List of Pin and Pin Functions (112-pin with PGA pseudo-differential input and without USB pin) (4/5)

Pin Number 112-pin LQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
73		P27		MTIOC1A/MTIOC0C/ MTIOC1A#/ MTIOC0C#/POE9#		IRQ15		
74		P24	D11 [A11/D11]	MTIC5U/MTIC5U#/ TMC12/TMO6	CTS8#/RTS8#/SS8#/ SCK8/RSPCKA	IRQ4		COMP0
75		P23	D12 [A12/D12]	MTIC5V/MTIC5V#/ TMO2/CACREF	TXD8/SMOSI8/SSDA8/ TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12/MOSIA/CTX0	IRQ11		COMP1
76		P22	D13 [A13/D13]	MTIC5W/ MTCLKD/MTIC5W#/ MTCLKD#/MTIOC9B/ TMR12/TMO4	RXD8/SMISO8/SSCL8/ RXD12/SMISO12/ SSCL12/RXDX12/ MISOA/CRX0	IRQ10		ADTRG2#/ COMP2
77		P21	D14 [A14/D14]	MTIOC9A/MTCLKA/ MTIOC9A#/MTCLKA#/ TMC14	TXD8/SMOSI8/SSDA8/ TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12/MOSIA	IRQ6-DS	AN217	ADTRG1#/ COMP5
78		P20	D15 [A15/D15]	MTIOC9C/MTCLKB/ MTIOC9C#/MTCLKB#/ TMR14	CTS8#/RTS8#/SS8#/ SCK8/RSPCKA	IRQ7-DS	AN216	ADTRG0#/ COMP4
79		P65	A12			IRQ9	AN211/ CMPC53/ DA1	
80		P64	A13			IRQ8	AN210/ CMPC33/ DA0	
81	AVCC2							
82	AVSS2							
83		P63	A14			IRQ7	AN209/ CMPC23	
84		P62	A15			IRQ6	AN208/ CMPC43	
85		P61	A16			IRQ5	AN207/ CMPC13	
86		P60	A17			IRQ4	AN206/ CMPC03	
87		P55	A18			IRQ3	AN203/ CMPC32	
88		P54	A19			IRQ2	AN202/ CMPC22	
89		P53	A20			IRQ1	AN201/ CMPC12	
90		P52				IRQ0	AN200/ CMPC02	
91		P47					AN103	
92		P46					AN102/ CMPC50/ CMPC51	
93		P45					AN101/ CMPC40/ CMPC41	
94		P44					AN100/ CMPC30/ CMPC31	
95		PH4					AN107/ PGAVSS1	
96		P43					AN003	
97		P42					AN002/ CMPC20/ CMPC21	

Table 1.6 List of Pin and Pin Functions (112-pin with PGA pseudo-differential input and without USB pin) (5/5)

Pin Number 112-pin LQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
98		P41					AN001/ CMPC10/ CMPC11	
99		P40					AN000/ CMPC00/ CMPC01	
100		PH0					AN007/ PGAVSS0	
101	AVCC1							
102	AVCC0							
103	AVSS0							
104	AVSS1							
105		P82	ALE/WAIT#	MTIC5U/MTIC5U#/ TMO4	SCK6/SCK12	IRQ3		COMP5
106		P81	CS2#	MTIC5V/MTIC5V#/ TMC14	TXD6/SMOSI6/SSDA6/ TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12			COMP4
107		P80	CS1#	MTIC5W/MTIC5W#/ TMR14	RXD6/SMISO6/SSCL6/ RXD12/SMISO12/ SSCL12/RXDX12	IRQ5		COMP3
108		P11	RD#	MTIOC3A/MTCLKC/ MTIOC3A#/MTCLKC#/ MTIOC9D/GTIOC3B/ GTETRGA/GTIOC3B#/ GTETRGC/TMO3/ POE9#		IRQ1-DS		
109		P10		MTIOC9B/MTCLKD/ MTIOC9B#/MTCLKD#/ GTETRGB/GTETRGD/ TMR13/POE12#	CTS6#/RTS6#/SS6#	IRQ0-DS		
110		P17		MTIOC4D/MTIOC4D#/ GTIOC2B/GTIOC9B/ GTIOC2B#/GTIOC9B#		IRQ14		
111		P16		MTIOC4C/MTIOC4C#/ GTIOC1B/GTIOC8B/ GTIOC1B#/GTIOC8B#		IRQ13		
112		P15		MTIOC3D/MTIOC3D#/ GTIOC0B/GTIOC7B/ GTIOC0B#/GTIOC7B#		IRQ12		

1.6.3 100-Pin LFQFP (with PGA pseudo-differential input and with USB pin)

Table 1.7 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and with USB pin) (1/5)

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Communica tions (USB)	Interrupt (IRQ, NMI)	Analog	Others
1		PE5	BCLK	MTIOC9D/ MTIOC9D#/ GTIOC3A/ GTETRGB/ GTIOC3A#/ GTETRGD	SCK9/CTS9#/ RTS9#/SS9#		IRQ0		ADST0
2	EMLE								
3	VSS								
4	UB	P00	A11	MTIOC9A/ MTIOC9A#/CACREF	RXD9/SMISO9/ SSCL9/RXD12/ SMISO12/SSCL12/ RXDX12		IRQ2		ADST1/ COMP0
5	VCL								
6	MD/FINED								
7		P01	A10	MTIOC9C/ MTIOC9C#/ GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/POE12#	TXD9/SMOSI9/ SSDA9/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12		IRQ4		ADST2/ COMP1
8		PE4	A9	MTCLKC/MTCLKC#/ GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/POE10#	SCK9		IRQ1		
9		PE3	A8	MTCLKD/MTCLKD#/ GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/POE11#	CTS9#/RTS9#/ SS9#		IRQ2-DS		
10	RES#								
11	XTAL	P37							
12	VSS								
13	EXTAL	P36							
14	VCC								
15	UPSEL	PE2		POE10#			NMI		
16		PE1	WR0#/WR#	MTIOC9D/ MTIOC9D#/TMO5	CTS5#/RTS5#/ SS5#/CTS12#/ RTS12#/SS12#/ SSLA3		IRQ15		
17		PE0	WR1#/ BC1#/ WAIT#	MTIOC9B/ MTIOC9B#/TMC11/ TMC15	RXD5/SMISO5/ SSCL5/SSLA2/ CRX0	USB0_OVR CURB	IRQ7		
18	TRST#	PD7		MTIOC9A/ MTIOC9A#/ GTIOC0A/GTIOC3A/ GTIOC0A#/ GTIOC3A#/TMR11/ TMR15	TXD5/SMOSI5/ SSDA5/SSLA1/ CTX0		IRQ8		
19	TMS	PD6		MTIOC9C/ MTIOC9C#/ GTIOC0B/GTIOC3B/ GTIOC0B#/ GTIOC3B#/TMO1	CTS1#/RTS1#/ SS1#/CTS11#/ RTS11#/SS11#/ SSLA0		IRQ5		ADST0
20	TDI	PD5		GTIOC1A/ GTETRGA/ GTIOC1A#/TMR10/ TMR16	RXD1/SMISO1/ SSCL1/RXD11/ SMISO11/SSCL11		IRQ6		

Table 1.7 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and with USB pin) (2/5)

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Communica tions (USB)	Interrupt (IRQ, NMI)	Analog	Others
21	TCK	PD4		GTIOC1B/ GTETRGB/ GTIOC1B#/TMCIO/ TMCi6	SCK1/SCK11		IRQ2		
22	TDO	PD3		GTIOC2A/ GTETRGC/ GTIOC2A#/TMO0	TXD1/SMOSI1/ SSDA1/TXD11/ SMOSI11/SSDA11				
23	TRCLK	PD2	A7	GTIOC2B/GTIOC0A/ GTIOC2B#/ GTIOC0A#/TMC11/ TMO4	SCK5/SCK8/ MOSIA	USB0_VBUS			
24						USB0_DM			
25						USB0_DP			
26	VCC_USB								
27	TRDATA0	PB6	A3	GTIOC2A/ GTIOC2A#	RXD5/SMISO5/ SSCL5/RXD11/ SMISO11/SSCL11/ RXD12/SMISO12/ SSCL12/RXD12/ CRX0	USB0_OVR CURA	IRQ2		
28	TRSYNC	PB5	A2	GTIOC2B/ GTIOC2B#	TXD5/SMOSI5/ SSDA5/TXD11/ SMOSI11/SSDA11/ TXD12/SMOSI12/ SSDA12/TXD12/ SIOX12/CTX0	USB0_VBUS EN			
29	VCC								
30		PB4	A1	GTETPGA/ GTETRGB/ GTETRGC/ GTETRGD/POE8#	CTS5#/RTS5#/ SS5#/SCK11/ CTS11#/RTS11#/ SS11#	USB0_OVR CURB	IRQ3-DS		
31	VSS/VSS_USB								
32		PB3	A7	MTIOC0A/ MTIOC0A#/CACREF	SCK6/RSPCKA		IRQ9		
33		PB2	A6	MTIOC0B/ MTIOC0B#/ GTADSM0/TMRI0	TXD6/SMOSI6/ SSDA6/SDA0				ADSM0
34		PB1	A5	MTIOC0C/ MTIOC0C#/ GTADSM1/TMCIO	RXD6/SMISO6/ SSCL6/SCL0		IRQ4		ADSM1
35		PB0	A0/BC0#/A4	MTIOC0D/ MTIOC0D#/TMO0	TXD6/SMOSI6/ SSDA6/CTS11#/ RTS11#/SS11#/ MOSIA		IRQ8		ADTRG2#
36		PA5	A3	MTIOC1A/ MTIOC1A#/TMCi3	RXD6/SMISO6/ SSCL6/RXD8/ SMISO8/SSCL8/ MISOA		IRQ1		ADTRG1#
37		PA4	A2	MTIOC1B/ MTIOC1B#/TMCi7	SCK6/TXD8/ SMOSI8/SSDA8/ RSPCKA				ADTRG0#
38		PA3	A1	MTIOC2A/ MTIOC2A#/ GTADSM0/TMRI7	TXD9/SMOSI9/ SSDA9/SCK8/ SSLA0				
39		PA2	A0/BC0#	MTIOC2B/ MTIOC2B#/ GTADSM1/TMO7	CTS6#/RTS6#/ SS6#/RXD9/ SMISO9/SSCL9/ SCK11/SSLA1				
40		PA1		MTIOC6A/ MTIOC6A#/TMO4	TXD9/SMOSI9/ SSDA9/RXD11/ SMISO11/SSCL11/ SSLA2/CRX0	USB0_ID/ USB0_OVR CURA	IRQ14-DS		ADTRG0#

Table 1.7 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and with USB pin) (3/5)

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Communica tions (USB)	Interrupt (IRQ, NMI)	Analog	Others
41		PA0		MTIOC6C/ MTIOC6C#/TMO2	SCK9/TXD11/ SMOSI11/SSDA11/ SSLA3/CTX0	USB0_EXIC EN/ USB0_VBUS EN			
42	VCC								
43		P96	CS0#/ WAIT#	GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/POE4#	CTS8#/RTS8#/ SS8#		IRQ4-DS		
44	VSS								
45		P95		MTIOC6B/ MTIOC6B#/ GTIOC4A/GTIOC7A/ GTIOC4A#/ GTIOC7A#					
46		P94		MTIOC7A/ MTIOC7A#/ GTIOC5A/GTIOC8A/ GTIOC5A#/ GTIOC8A#					
47		P93		MTIOC7B/ MTIOC7B#/ GTIOC6A/GTIOC9A/ GTIOC6A#/ GTIOC9A#					
48		P92		MTIOC6D/ MTIOC6D#/ GTIOC4B/GTIOC7B/ GTIOC4B#/ GTIOC7B#					
49		P91		MTIOC7C/ MTIOC7C#/ GTIOC5B/GTIOC8B/ GTIOC5B#/ GTIOC8B#					
50		P90		MTIOC7D/ MTIOC7D#/ GTIOC6B/GTIOC9B/ GTIOC6B#/ GTIOC9B#					
51		P76	D0 [A0/D0]	MTIOC4D/ MTIOC4D#/ GTIOC2B/GTIOC6B/ GTIOC2B#/ GTIOC6B#					
52		P75	D1 [A1/D1]	MTIOC4C/ MTIOC4C#/ GTIOC1B/GTIOC5B/ GTIOC1B#/ GTIOC5B#					
53		P74	D2 [A2/D2]	MTIOC3D/ MTIOC3D#/ GTIOC0B/GTIOC4B/ GTIOC0B#/ GTIOC4B#					
54		P73	D3 [A3/D3]	MTIOC4B/ MTIOC4B#/ GTIOC2A/GTIOC6A/ GTIOC2A#/ GTIOC6A#					
55		P72	D4 [A4/D4]	MTIOC4A/ MTIOC4A#/ GTIOC1A/GTIOC5A/ GTIOC1A#/ GTIOC5A#					

Table 1.7 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and with USB pin) (4/5)

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Communica tions (USB)	Interrupt (IRQ, NMI)	Analog	Others
56		P71	D5 [A5/D5]	MTIOC3B/ MTIOC3B#/ GTIOC0A/GTIOC4A/ GTIOC0A#/ GTIOC4A#					
57		P70	D6 [A6/D6]	GTETRG A/ GTETRG B/ GTETRG C/ GTETRG D/POE0#	CTS9#/RTS9#/ SS9#		IRQ5-DS		
58		P33	D7 [A7/D7]	MTIOC3A/MTCLKA/ MTIOC3A#/ MTCLKA#/GTIOC3B/ GTIOC3B#/TMO0	SSLA3		IRQ13-DS		
59		P32	D8 [A8/D8]	MTIOC3C/MTCLKB/ MTIOC3C#/ MTCLKB#/GTIOC3A/ GTIOC3A#/TMO6	SSLA2		IRQ12-DS		
60	VCC								
61		P31	D9 [A9/D9]	MTIOC0A/MTCLKC/ MTIOC0A#/ MTCLKC#/TMR16	SSLA1		IRQ6		
62	VSS								
63		P30	D10 [A10/ D10]	MTIOC0B/MTCLKD/ MTIOC0B#/ MTCLKD#/TMC16	SCK8/CTS8#/ RTS8#/SS8#/ SSLA0		IRQ7		COMP3
64		P27	CS3#	MTIOC1A/MTIOC0C/ MTIOC1A#/ MTIOC0C#/POE9#			IRQ15		
65		P24	D11 [A11/ D11]	MTIC5U/MTIC5U#/ TMC12/TMO6	CTS8#/RTS8#/ SS8#/SCK8/ RSPCKA		IRQ4		COMP0
66		P23	D12 [A12/ D12]	MTIC5V/MTIC5V#/ TMO2/CACREF	TXD8/SMOSI8/ SSDA8/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/ MOSIA/CTX0		IRQ11		COMP1
67		P22	D13 [A13/ D13]	MTIC5W/MTCLKD/ MTIC5W#/ MTCLKD#/ MTIOC9B/TMR12/ TMO4	RXD8/SMISO8/ SSCL8/RXD12/ SMISO12/SSCL12/ RXDX12/MISOA/ CRX0		IRQ10		ADTRG2#/ COMP2
68		P21	D14 [A14/ D14]	MTIOC9A/MTCLKA/ MTIOC9A#/ MTCLKA#/TMC14	TXD8/SMOSI8/ SSDA8/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/ MOSIA		IRQ6-DS	AN217	ADTRG1#/ COMP5
69		P20	D15 [A15/ D15]	MTIOC9C/MTCLKB/ MTIOC9C#/ MTCLKB#/TMR14	CTS8#/RTS8#/ SS8#/SCK8/ RSPCKA		IRQ7-DS	AN216	ADTRG0#/ COMP4
70		P65	A12				IRQ9	AN211/ CMPC53/ DA1	
71		P64	A13				IRQ8	AN210/ CMPC33/ DA0	
72	AVCC2								
73	AVSS2								
74		P63	A14/A12				IRQ7	AN209/ CMPC23	
75		P62	A15/A13				IRQ6	AN208/ CMPC43	
76		P61	A16/A14				IRQ5	AN207/ CMPC13	

Table 1.7 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and with USB pin) (5/5)

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Communica tions (USB)	Interrupt (IRQ, NMI)	Analog	Others
77		P60	A17/A15				IRQ4	AN206/ CMPC03	
78		P55	A18/A16				IRQ3	AN203/ CMPC32	
79		P54	A19/A17				IRQ2	AN202/ CMPC22	
80		P53	A20/A18				IRQ1	AN201/ CMPC12	
81		P52					IRQ0	AN200/ CMPC02	
82		P47						AN103	
83		P46						AN102/ CMPC50/ CMPC51	
84		P45						AN101/ CMPC40/ CMPC41	
85		P44						AN100/ CMPC30/ CMPC31	
86		PH4						AN107/ PGAVSS1	
87		P43						AN003	
88		P42						AN002/ CMPC20/ CMPC21	
89		P41						AN001/ CMPC10/ CMPC11	
90		P40						AN000/ CMPC00/ CMPC01	
91		PH0						AN007/ PGAVSS0	
92	AVCC1								
93	AVCC0								
94	AVSS0								
95	AVSS1								
96		P82	ALE/WAIT#	MTIC5U/MTIC5U#/ TMO4	SCK6/SCK12		IRQ3		COMP5
97		P81	CS2#	MTIC5V/MTIC5V#/ TMC14	TXD6/SMOS16/ SSDA6/TXD12/ SMOS12/SSDA12/ TXDX12/SIOX12				COMP4
98		P80	CS1#	MTIC5W/MTIC5W#/ TMRI4	RXD6/SMISO6/ SSCL6/RXD12/ SMISO12/SSCL12/ RXDX12		IRQ5		COMP3
99		P11	RD#	MTIOC3A/MTCLKC/ MTIOC3A#/ MTCLKC#/ MTIOC9D/GTIOC3B/ GTETRGA/ GTIOC3B#/ GTETRGC/TMO3/ POE9#			IRQ1-DS		
100		P10		MTIOC9B/MTCLKD/ MTIOC9B#/ MTCLKD#/ GTETRGB/ GTETRGD/TMRI3/ POE12#	CTS6#/RTS6#/ SS6#		IRQ0-DS		

1.6.4 100-Pin LFQFP (with PGA pseudo-differential input and without USB pin)

Table 1.8 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and without USB pin) (1/5)

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
1		PE5	BCLK	MTIOC9D/MTIOC9D#/ GTIOC3A/GTETRGB/ GTIOC3A#/GTETRGD	SCK9/CTS9#/RTS9#/ SS9#	IRQ0		ADST0
2	EMLE							
3	VSS							
4	UB	P00	A11	MTIOC9A/MTIOC9A#/ CACREF	RXD9/SMISO9/SSCL9/ RXD12/SMISO12/ SSCL12/RXD12	IRQ2		ADST1/ COMP0
5	VCL							
6	MD/FINED							
7		P01	A10	MTIOC9C/MTIOC9C#/ GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE12#	TXD9/SMOSI9/SSDA9/ TXD12/SMOSI12/ SSDA12/TXD12/ SIOX12	IRQ4		ADST2/ COMP1
8		PE4	A9	MTCLKC/MTCLKC#/ GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE10#	SCK9	IRQ1		
9		PE3	A8	MTCLKD/MTCLKD#/ GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE11#	CTS9#/RTS9#/SS9#	IRQ2-DS		
10	RES#							
11	XTAL	P37						
12	VSS							
13	EXTAL	P36						
14	VCC							
15		PE2		POE10#		NMI		
16		PE1	WR0#/WR#	MTIOC9D/MTIOC9D#/ TMO5	CTS5#/RTS5#/SS5#/ CTS12#/RTS12#/ SS12#/SSLA3	IRQ15		
17		PE0	WR1#/BC1#/ WAIT#	MTIOC9B/MTIOC9B#/ TMC11/TMC15	RXD5/SMISO5/SSCL5/ SSLA2/CRX0	IRQ7		
18	TRST#	PD7		MTIOC9A/MTIOC9A#/ GTIOC0A/GTIOC3A/ GTIOC0A#/GTIOC3A#/ TMR11/TMR15	TXD5/SMOSI5/SSDA5/ SSLA1/CTX0	IRQ8		
19	TMS	PD6		MTIOC9C/MTIOC9C#/ GTIOC0B/GTIOC3B/ GTIOC0B#/GTIOC3B#/ TMO1	CTS1#/RTS1#/SS1#/ CTS11#/RTS11#/ SS11#/SSLA0	IRQ5		ADST0
20	TDI	PD5		GTIOC1A/GTETRGA/ GTIOC1A#/TMR10/ TMR16	RXD1/SMISO1/SSCL1/ RXD11/SMISO11/ SSCL11	IRQ6		
21	TCK	PD4		GTIOC1B/GTETRGB/ GTIOC1B#/TMC10/ TMC16	SCK1/SCK11	IRQ2		
22	TDO	PD3		GTIOC2A/GTETRGC/ GTIOC2A#/TMO0	TXD1/SMOSI1/SSDA1/ TXD11/SMOSI11/ SSDA11			
23	TRCLK	PD2	A7	GTIOC2B/GTIOC0A/ GTIOC2B#/GTIOC0A#/ TMC11/TMO4	SCK5/SCK8/MOSIA			
24	TRDATA3	PD1	A6	GTIOC3A/GTIOC0B/ GTIOC3A#/GTIOC0B#/ TMO2	RXD8/SMISO8/SSCL8/ MISOA			

Table 1.8 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and without USB pin) (2/5)

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
25	TRDATA2	PD0	A5	GTIOC3B/GTIOC1A/ GTIOC3B#/GTIOC1A#/ TMO6	TXD8/SMOSI8/SSDA8/ RSPCKA			
26	TRDATA1	PB7	A4	GTIOC1B/GTIOC1B#	SCK5/SCK11/SCK12			
27	TRDATA0	PB6	A3	GTIOC2A/GTIOC2A#	RXD5/SMISO5/SSCL5/ RXD11/SMISO11/ SSCL11/RXD12/ SMISO12/SSCL12/ RXDX12/CRX0	IRQ2		
28	TRSYNC	PB5	A2	GTIOC2B/GTIOC2B#	TXD5/SMOSI5/SSDA5/ TXD11/SMOSI11/ SSDA11/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/CTX0			
29	VCC							
30		PB4	A1	GTETRG/GTETRGA/ GTETRG#/GTETRGD/ POE8#	CTS5#/RTS5#/SS5#/ SCK11/CTS11#/ RTS11#/SS11#	IRQ3-DS		
31	VSS							
32		PB3	A7*1	MTIOC0A/MTIOC0A#/ CACREF	SCK6/RSPCKA	IRQ9		
33		PB2	A6*1	MTIOC0B/MTIOC0B#/ GTADSM0/TMRI0	TXD6/SMOSI6/SSDA6/ SDA0			ADSM0
34		PB1	A5*1	MTIOC0C/MTIOC0C#/ GTADSM1/TMCI0	RXD6/SMISO6/SSCL6/ SCL0	IRQ4		ADSM1
35		PB0	A0/A4*1/BC0#	MTIOC0D/MTIOC0D#/ TMO0	TXD6/SMOSI6/SSDA6/ CTS11#/RTS11#/ SS11#/MOSIA	IRQ8		ADTRG2#
36		PA5	A3*1	MTIOC1A/MTIOC1A#/ TMCI3	RXD6/SMISO6/SSCL6/ RXD8/SMISO8/SSCL8/ MISOA	IRQ1		ADTRG1#
37		PA4	A2*1	MTIOC1B/MTIOC1B#/ TMCI7	SCK6/TXD8/SMOSI8/ SSDA8/RSPCKA			ADTRG0#
38		PA3	A1*1	MTIOC2A/MTIOC2A#/ GTADSM0/TMRI7	TXD9/SMOSI9/SSDA9/ SCK8/SSLA0			
39		PA2	A0/BC0#	MTIOC2B/MTIOC2B#/ GTADSM1/TMO7	CTS6#/RTS6#/SS6#/ RXD9/SMISO9/SSCL9/ SCK11*/SSLA1			
40		PA1		MTIOC6A/MTIOC6A#/ TMO4	TXD9/SMOSI9/SSDA9/ RXD11/SMISO11/ SSCL11/SSLA2/CRX0	IRQ14-DS		ADTRG0#
41		PA0		MTIOC6C/MTIOC6C#/ TMO2	SCK9/TXD11/SMOSI11/ SSDA11/SSLA3/CTX0			
42	VCC							
43		P96	CS0#/WAIT#	GTETRG/GTETRGA/ GTETRG#/GTETRGD/ POE4#	CTS8#/RTS8#/SS8#	IRQ4-DS		
44	VSS							
45		P95		MTIOC6B/MTIOC6B#/ GTIOC4A/GTIOC7A/ GTIOC4A#/GTIOC7A#				
46		P94		MTIOC7A/MTIOC7A#/ GTIOC5A/GTIOC8A/ GTIOC5A#/GTIOC8A#				
47		P93		MTIOC7B/MTIOC7B#/ GTIOC6A/GTIOC9A/ GTIOC6A#/GTIOC9A#				
48		P92		MTIOC6D/MTIOC6D#/ GTIOC4B/GTIOC7B/ GTIOC4B#/GTIOC7B#				

Table 1.8 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and without USB pin) (4/5)

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
70		P65	A12			IRQ9	AN211/ CMPC53/ DA1	
71		P64	A13			IRQ8	AN210/ CMPC33/ DA0	
72	AVCC2							
73	AVSS2							
74		P63	A12*/A14			IRQ7	AN209/ CMPC23	
75		P62	A13*/A15			IRQ6	AN208/ CMPC43	
76		P61	A14*/A16			IRQ5	AN207/ CMPC13	
77		P60	A15*/A17			IRQ4	AN206/ CMPC03	
78		P55	A16*/A18			IRQ3	AN203/ CMPC32	
79		P54	A17*/A19			IRQ2	AN202/ CMPC22	
80		P53	A18*/A20			IRQ1	AN201/ CMPC12	
81		P52				IRQ0	AN200/ CMPC02	
82		P47					AN103	
83		P46					AN102/ CMPC50/ CMPC51	
84		P45					AN101/ CMPC40/ CMPC41	
85		P44					AN100/ CMPC30/ CMPC31	
86		PH4					AN107/ PGAVSS1	
87		P43					AN003	
88		P42					AN002/ CMPC20/ CMPC21	
89		P41					AN001/ CMPC10/ CMPC11	
90		P40					AN000/ CMPC00/ CMPC01	
91		PH0					AN007/ PGAVSS0	
92	AVCC1							
93	AVCC0							
94	AVSS0							
95	AVSS1							
96		P82	ALE/WAIT#	MTIC5U/MTIC5U#/ TMO4	SCK6/SCK12	IRQ3		COMP5
97		P81	CS2#	MTIC5V/MTIC5V#/ TMC14	TXD6/SMOSI6/SSDA6/ TXD12/SMOSI12/ SSDA12/TXD12/ SIOX12			COMP4

**Table 1.8 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and without USB pin)
(5/5)**

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
98		P80	CS1#	MTIC5W/MTIC5W#/ TMRI4	RXD6/SMISO6/SSCL6/ RXD12/SMISO12/ SSCL12/RXD12	IRQ5		COMP3
99		P11	RD#	MTIOC3A/MTCLKC/ MTIOC3A#/MTCLKC#/ MTIOC9D/GTIOC3B/ GTETRGA/GTIOC3B#/ GTETRC/TMO3/ POE9#		IRQ1-DS		
100		P10		MTIOC9B/MTCLKD/ MTIOC9B#/MTCLKD#/ GTETRGB/GTETRGD/ TMR13/POE12#	CTS6#/RTS6#/SS6#	IRQ0-DS		

Note 1. These pins are only enabled for products with 128 Kbytes of RAM.

1.6.5 100-Pin LQFP (without PGA pseudo-differential input and without USB pin)

Table 1.9 List of Pin and Pin Functions (100-pin without PGA pseudo-differential input and without USB pin) (1/5)

Pin Number 100-Pin LQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
1		PE5	BCLK	MTIOC9D/MTIOC9D#/ GTIOC3A/GTETRGB/ GTIOC3A#/GTETRGD	SCK9/CTS9#/RTS9#/ SS9#	IRQ0		ADST0
2	EMLE							
3	VSS							
4	UB	P00	A11	MTIOC9A/MTIOC9A#/ CACREF	RXD9/SMISO9/SSCL9/ RXD12/SMISO12/ SSCL12/RXD12	IRQ2		ADST1/ COMP0
5	VCL							
6	MD/FINED							
7		P01	A10	MTIOC9C/MTIOC9C#/ GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE12#	TXD9/SMOSI9/SSDA9/ TXD12/SMOSI12/ SSDA12/TXD12/ SIOX12	IRQ4		ADST2/ COMP1
8		PE4	A9	MTCLKC/MTCLKC#/ GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE10#	SCK9	IRQ1		
9		PE3	A8	MTCLKD/MTCLKD#/ GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE11#	CTS9#/RTS9#/SS9#	IRQ2-DS		
10	RES#							
11	XTAL	P37						
12	VSS							
13	EXTAL	P36						
14	VCC							
15		PE2		POE10#		NMI		
16		PE1	WR0#/WR#	MTIOC9D/MTIOC9D#/ TMO5	CTS5#/RTS5#/SS5#/ CTS12#/RTS12#/ SS12#/SSLA3	IRQ15		
17		PE0	WR1#/BC1#/ WAIT#	MTIOC9B/MTIOC9B#/ TMC11/TMC15	RXD5/SMISO5/SSCL5/ SSLA2/CRX0	IRQ7		
18	TRST#	PD7		MTIOC9A/MTIOC9A#/ GTIOC0A/GTIOC3A/ GTIOC0A#/GTIOC3A#/ TMR11/TMR15	TXD5/SMOSI5/SSDA5/ SSLA1/CTX0	IRQ8		
19	TMS	PD6		MTIOC9C/MTIOC9C#/ GTIOC0B/GTIOC3B/ GTIOC0B#/GTIOC3B#/ TMO1	CTS1#/RTS1#/SS1#/ CTS11#/RTS11#/ SS11#/SSLA0	IRQ5		ADST0
20	TDI	PD5		GTIOC1A/GTETRGA/ GTIOC1A#/TMR10/ TMR16	RXD1/SMISO1/SSCL1/ RXD11/SMISO11/ SSCL11	IRQ6		
21	TCK	PD4		GTIOC1B/GTETRGB/ GTIOC1B#/TMC10/ TMC16	SCK1/SCK11	IRQ2		
22	TDO	PD3		GTIOC2A/GTETRGC/ GTIOC2A#/TMO0	TXD1/SMOSI1/SSDA1/ TXD11/SMOSI11/ SSDA11			
23	TRCLK	PD2	A7	GTIOC2B/GTIOC0A/ GTIOC2B#/GTIOC0A#/ TMC11/TMO4	SCK5/SCK8/MOSIA			
24	TRDATA3	PD1	A6	GTIOC3A/GTIOC0B/ GTIOC3A#/GTIOC0B#/ TMO2	RXD8/SMISO8/SSCL8/ MISOA			

Table 1.9 List of Pin and Pin Functions (100-pin without PGA pseudo-differential input and without USB pin) (2/5)

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
25	TRDATA2	PD0	A5	GTIOC3B/GTIOC1A/ GTIOC3B#/GTIOC1A#/ TMO6	TXD8/SMOSI8/SSDA8/ RSPCKA			
26	TRDATA1	PB7	A4	GTIOC1B/GTIOC1B#	SCK5/SCK11/SCK12			
27	TRDATA0	PB6	A3	GTIOC2A/GTIOC2A#	RXD5/SMISO5/SSCL5/ RXD11/SMISO11/ SSCL11/RXD12/ SMISO12/SSCL12/ RXDX12/CRX0	IRQ2		
28	TRSYNC	PB5	A2	GTIOC2B/GTIOC2B#	TXD5/SMOSI5/SSDA5/ TXD11/SMOSI11/ SSDA11/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/CTX0			
29	VCC							
30		PB4	A1	GTETRG/GTETRGA/ GTETRG#/GTETRGD/ POE8#	CTS5#/RTS5#/SS5#/ SCK11/CTS11#/ RTS11#/SS11#	IRQ3-DS		
31	VSS							
32		PB3	A7*1	MTIOC0A/MTIOC0A#/ CACREF	SCK6/RSPCKA	IRQ9		
33		PB2	A6*1	MTIOC0B/MTIOC0B#/ GTADSM0/TMRI0	TXD6/SMOSI6/SSDA6/ SDA0			ADSM0
34		PB1	A5*1	MTIOC0C/MTIOC0C#/ GTADSM1/TMCI0	RXD6/SMISO6/SSCL6/ SCL0	IRQ4		ADSM1
35		PB0	A0/A4*1/BC0#	MTIOC0D/MTIOC0D#/ TMO0	TXD6/SMOSI6/SSDA6/ CTS11#/RTS11#/ SS11#/MOSIA	IRQ8		ADTRG2#
36		PA5	A3*1	MTIOC1A/MTIOC1A#/ TMCI3	RXD6/SMISO6/SSCL6/ RXD8/SMISO8/SSCL8/ MISOA	IRQ1		ADTRG1#
37		PA4	A2*1	MTIOC1B/MTIOC1B#/ TMCI7	SCK6/TXD8/SMOSI8/ SSDA8/RSPCKA			ADTRG0#
38		PA3	A1*1	MTIOC2A/MTIOC2A#/ GTADSM0/TMRI7	TXD9/SMOSI9/SSDA9/ SCK8/SSLA0			
39		PA2	A0/BC0#	MTIOC2B/MTIOC2B#/ GTADSM1/TMO7	CTS6#/RTS6#/SS6#/ RXD9/SMISO9/SSCL9/ SCK11*/SSLA1			
40		PA1		MTIOC6A/MTIOC6A#/ TMO4	TXD9/SMOSI9/SSDA9/ RXD11/SMISO11/ SSCL11/SSLA2/CRX0	IRQ14-DS		ADTRG0#
41		PA0		MTIOC6C/MTIOC6C#/ TMO2	SCK9/TXD11/SMOSI11/ SSDA11/SSLA3/CTX0			
42	VCC							
43		P96	CS0#/WAIT#	GTETRG/GTETRGA/ GTETRG#/GTETRGD/ POE4#	CTS8#/RTS8#/SS8#	IRQ4-DS		
44	VSS							
45		P95		MTIOC6B/MTIOC6B#/ GTIOC4A/GTIOC7A/ GTIOC4A#/GTIOC7A#				
46		P94		MTIOC7A/MTIOC7A#/ GTIOC5A/GTIOC8A/ GTIOC5A#/GTIOC8A#				
47		P93		MTIOC7B/MTIOC7B#/ GTIOC6A/GTIOC9A/ GTIOC6A#/GTIOC9A#				
48		P92		MTIOC6D/MTIOC6D#/ GTIOC4B/GTIOC7B/ GTIOC4B#/GTIOC7B#				

Table 1.9 List of Pin and Pin Functions (100-pin without PGA pseudo-differential input and without USB pin) (3/5)

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
49		P91		MTIOC7C/MTIOC7C#/ GTIOC5B/GTIOC8B/ GTIOC5B#/GTIOC8B#				
50		P90		MTIOC7D/MTIOC7D#/ GTIOC6B/GTIOC9B/ GTIOC6B#/GTIOC9B#				
51		P76	D0 [A0/D0]	MTIOC4D/MTIOC4D#/ GTIOC2B/GTIOC6B/ GTIOC2B#/GTIOC6B#				
52		P75	D1 [A1/D1]	MTIOC4C/MTIOC4C#/ GTIOC1B/GTIOC5B/ GTIOC1B#/GTIOC5B#				
53		P74	D2 [A2/D2]	MTIOC3D/MTIOC3D#/ GTIOC0B/GTIOC4B/ GTIOC0B#/GTIOC4B#				
54		P73	D3 [A3/D3]	MTIOC4B/MTIOC4B#/ GTIOC2A/GTIOC6A/ GTIOC2A#/GTIOC6A#				
55		P72	D4 [A4/D4]	MTIOC4A/MTIOC4A#/ GTIOC1A/GTIOC5A/ GTIOC1A#/GTIOC5A#				
56		P71	D5 [A5/D5]	MTIOC3B/MTIOC3B#/ GTIOC0A/GTIOC4A/ GTIOC0A#/GTIOC4A#				
57		P70	D6 [A6/D6]	GTETRG/MTETRGB/ GTETRG/MTETRGD/ POE0#	CTS9#/RTS9#/SS9#	IRQ5-DS		
58		P33	D7 [A7/D7]	MTIOC3A/MTCLKA/ MTIOC3A#/MTCLKA#/ GTIOC3B/GTIOC3B#/ TMO0	SSLA3	IRQ13-DS		
59		P32	D8 [A8/D8]	MTIOC3C/MTCLKB/ MTIOC3C#/MTCLKB#/ GTIOC3A/GTIOC3A#/ TMO6	SSLA2	IRQ12-DS		
60	VCC							
61		P31	D9 [A9/D9]	MTIOC0A/MTCLKC/ MTIOC0A#/MTCLKC#/ TMR16	SSLA1	IRQ6		
62	VSS							
63		P30	D10 [A10/D10]	MTIOC0B/MTCLKD/ MTIOC0B#/MTCLKD#/ TMC16	SCK8/CTS8#/RTS8#/ SS8#/SSLA0	IRQ7		COMP3
64		P24	D11 [A11/D11]	MTIC5U/MTIC5U#/ TMC12/TMO6	CTS8#/RTS8#/SS8#/ SCK8/RSPCKA	IRQ4		COMP0
65		P23	D12 [A12/D12]	MTIC5V/MTIC5V#/ TMO2/CACREF	TXD8/SMOSI8/SSDA8/ TXD12/SMOSI12/ SSDA12/TXD12/ SIOX12/MOSIA/CTX0	IRQ11		COMP1
66		P22	D13 [A13/D13]	MTIC5W/MTCLKD/ MTIC5W#/MTCLKD#/ MTIOC9B/TMR12/ TMO4	RXD8/SMISO8/SSCL8/ RXD12/SMISO12/ SSCL12/RXD12/ MISOA/CRX0	IRQ10		ADTRG2#/ COMP2
67		P21	D14 [A14/D14]	MTIOC9A/MTCLKA/ MTIOC9A#/MTCLKA#/ TMC14	TXD8/SMOSI8/SSDA8/ TXD12/SMOSI12/ SSDA12/TXD12/ SIOX12/MOSIA	IRQ6-DS	AN217	ADTRG1#/ COMP5
68		P20	D15 [A15/D15]	MTIOC9C/MTCLKB/ MTIOC9C#/MTCLKB#/ TMR14	CTS8#/RTS8#/SS8#/ SCK8/RSPCKA	IRQ7-DS	AN216	ADTRG0#/ COMP4
69		P65	A12			IRQ9	AN211/ CMPC53/ DA1	

Table 1.9 List of Pin and Pin Functions (100-pin without PGA pseudo-differential input and without USB pin) (4/5)

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
70		P64	A13			IRQ8	AN210/ CMPC33/ DA0	
71	AVCC2							
72	AVCC2							
73	AVSS2							
74		P63	A12*1/A14			IRQ7	AN209/ CMPC23	
75		P62	A13*1/A15			IRQ6	AN208/ CMPC43	
76		P61	A14*1/A16			IRQ5	AN207/ CMPC13	
77		P60	A15*1/A17			IRQ4	AN206/ CMPC03	
78		P55	A16*1/A18			IRQ3	AN203/ CMPC32	
79		P54	A17*1/A19			IRQ2	AN202/ CMPC22	
80		P53	A18*1/A20			IRQ1	AN201/ CMPC12	
81		P52				IRQ0	AN200/ CMPC02	
82		P51					AN205/ CMPC52	
83		P50					AN204/ CMPC42	
84		P47					AN103	
85		P46					AN102/ CMPC50/ CMPC51	
86		P45					AN101/ CMPC40/ CMPC41	
87		P44					AN100/ CMPC30/ CMPC31	
88		P43					AN003	
89		P42					AN002/ CMPC20/ CMPC21	
90		P41					AN001/ CMPC10/ CMPC11	
91		P40					AN000/ CMPC00/ CMPC01	
92	AVCC1							
93	AVCC0							
94	AVSS0							
95	AVSS1							
96		P82	ALE/WAIT#	MTIC5U/MTIC5U#/ TMO4	SCK6/SCK12	IRQ3		COMP5
97		P81	CS2#	MTIC5V/MTIC5V#/ TMC14	TXD6/SMOSI6/SSDA6/ TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12			COMP4

Table 1.9 List of Pin and Pin Functions (100-pin without PGA pseudo-differential input and without USB pin) (5/5)

Pin Number 100-Pin LFQFP	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
98		P80	CS1#	MTIC5W/MTIC5W#/ TMRI4	RXD6/SMISO6/SSCL6/ RXD12/SMISO12/ SSCL12/RXD12	IRQ5		COMP3
99		P11	RD#	MTIOC3A/MTCLKC/ MTIOC3A#/MTCLKC#/ MTIOC9D/GTIOC3B/ GTETRGA/GTIOC3B#/ GTETRGC/TMO3/ POE9#		IRQ1-DS		
100		P10		MTIOC9B/MTCLKD/ MTIOC9B#/MTCLKD#/ GTETRGB/GTETRGD/ TMR13/POE12#	CTS6#/RTS6#/SS6#	IRQ0-DS		

Note 1. These pins are only enabled for products with 128 Kbytes of RAM.

1.6.6 80-Pin LQFP, 80-Pin LFQFP (with PGA pseudo-differential input and without USB pin)

Table 1.10 List of Pin and Pin Functions (80-pin with PGA pseudo-differential input and without USB pin) (1/5)

Pin Number	Power Supply Clock System Control	I/O Port	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
1	EMLE						
2	VSS						
3	UB	P00	MTIOC9A/ MTIOC9A#/ CACREF	RXD9/SMISO9/SSCL9/ RXD12/SMISO12/ SSCL12/RXD12	IRQ2		ADST1/ COMP0
4	VCL						
5	MD/FINED						
6		P01	MTIOC9C/ MTIOC9C#/ GTETRGA/ GTETRGA/ GTETRGC/ GTETRGC/ GTETRGC/ GTETRGC/ POE12#	TXD9/SMOSI9/SSDA9/ TXD12/SMOSI12/ SSDA12/TXD12/ SIOX12	IRQ4		ADST2/ COMP1
7		PE4	MTCLKC/ MTCLKC#/ GTETRGA/ GTETRGA/ GTETRGC/ GTETRGC/ GTETRGC/ GTETRGC/ POE10#	SCK9	IRQ1		
8		PE3	MTCLKD/ MTCLKD#/ GTETRGA/ GTETRGA/ GTETRGC/ GTETRGC/ GTETRGC/ GTETRGC/ POE11#	CTS9#/RTS9#/SS9#	IRQ2-DS		
9	RES#						
10	XTAL	P37					
11	VSS						
12	EXTAL	P36					
13	VCC						
14		PE2	POE10#		NMI		
15	TRST#	PD7	MTIOC9A/ MTIOC9A#/ GTIOC0A/ GTIOC3A/ GTIOC0A#/ GTIOC3A#/ TMRI1/TMRI5	TXD5/SMOSI5/SSDA5/ SSLA1/CTX0	IRQ8		
16	TMS	PD6	MTIOC9C/ MTIOC9C#/ GTIOC0B/ GTIOC3B/ GTIOC0B#/ GTIOC3B#/ TMO1	CTS1#/RTS1#/SS1#/ CTS11#/RTS11#/SS11#/ SSLA0	IRQ5		ADST0
17	TDI	PD5	GTIOC1A/ GTETRGA/ GTIOC1A#/ TMRI0/TMRI6	RXD1/SMISO1/SSCL1/ RXD11/SMISO11/SSCL11	IRQ6		
18	TCK	PD4	GTIOC1B/ GTETRGA/ GTIOC1B#/ TMCI0/TMCI6	SCK1/SCK11	IRQ2		

Table 1.10 List of Pin and Pin Functions (80-pin with PGA pseudo-differential input and without USB pin) (2/5)

Pin Number	Power Supply Clock System Control	I/O Port	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
19	TDO	PD3	GTIOC2A/ GTETRGC/ GTIOC2A#/ TMO0	TXD1/SMOSI1/SSDA1/ TXD11/SMOSI11/SSDA11			
20		PD2	GTIOC2B/ GTIOC0A/ GTIOC2B#/ GTIOC0A#/ TMC11/TMO4	SCK5/SCK8/MOSIA			
21		PB6	GTIOC2A/ GTIOC2A#	RXD5/SMISO5/SSCL5/ RXD11/SMISO11/ SSCL11/RXD12/ SMISO12/SSCL12/ RXDX12/CRX0	IRQ2		
22		PB5	GTIOC2B/ GTIOC2B#	TXD5/SMOSI5/SSDA5/ TXD11/SMOSI11/ SSDA11/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/CTX0			
23	VCC						
24		PB4	GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/ POE8#	CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/ SS11#	IRQ3-DS		
25	VSS						
26		PB3	MTIOC0A/ MTIOC0A#/ CACREF	SCK6/RSPCKA	IRQ9		
27		PB2	MTIOC0B/ MTIOC0B#/ GTADSM0/ TMRI0	TXD6/SMOSI6/SSDA6/ SDA0			ADSM0
28		PB1	MTIOC0C/ MTIOC0C#/ GTADSM1/ TMCIO	RXD6/SMISO6/SSCL6/ SCL0	IRQ4		ADSM1
29		PB0	MTIOC0D/ MTIOC0D#/ TMO0	TXD6/SMOSI6/SSDA6/ CTS11#/RTS11#/SS11#/ MOSIA	IRQ8		ADTRG2#
30		PA5	MTIOC1A/ MTIOC1A#/ TMC13	RXD6/SMISO6/SSCL6/ RXD8/SMISO8/SSCL8/ MISOA	IRQ1		ADTRG1#
31		PA3	MTIOC2A/ MTIOC2A#/ GTADSM0/ TMRI7	TXD9/SMOSI9/SSDA9/ SCK8/SSLA0			
32	VCC						
33		P96	GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/ POE4#	CTS8#/RTS8#/SS8#	IRQ4-DS		
34	VSS						
35		P95	MTIOC6B/ MTIOC6B#/ GTIOC4A/ GTIOC4A#/ GTIOC7A/ GTIOC7A#				

Table 1.10 List of Pin and Pin Functions (80-pin with PGA pseudo-differential input and without USB pin) (3/5)

Pin Number 80-Pin LQFP 80-Pin LQFP	Power Supply Clock System Control	I/O Port	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
36		P94	MTIOC7A/ MTIOC7A#/ GTIOC5A/ GTIOC8A/ GTIOC5A#/ GTIOC8A#				
37		P93	MTIOC7B/ MTIOC7B#/ GTIOC6A/ GTIOC9A/ GTIOC6A#/ GTIOC9A#				
38		P92	MTIOC6D/ MTIOC6D#/ GTIOC4B/ GTIOC7B/ GTIOC4B#/ GTIOC7B#				
39		P91	MTIOC7C/ MTIOC7C#/ GTIOC5B/ GTIOC8B/ GTIOC5B#/ GTIOC8B#				
40		P90	MTIOC7D/ MTIOC7D#/ GTIOC6B/ GTIOC9B/ GTIOC6B#/ GTIOC9B#				
41		P76	MTIOC4D/ MTIOC4D#/ GTIOC2B/ GTIOC6B/ GTIOC2B#/ GTIOC6B#				
42		P75	MTIOC4C/ MTIOC4C#/ GTIOC1B/ GTIOC5B/ GTIOC1B#/ GTIOC5B#				
43		P74	MTIOC3D/ MTIOC3D#/ GTIOC0B/ GTIOC4B/ GTIOC0B#/ GTIOC4B#				
44		P73	MTIOC4B/ MTIOC4B#/ GTIOC2A/ GTIOC6A/ GTIOC2A#/ GTIOC6A#				
45		P72	MTIOC4A/ MTIOC4A#/ GTIOC1A/ GTIOC5A/ GTIOC1A#/ GTIOC5A#				
46		P71	MTIOC3B/ MTIOC3B#/ GTIOC0A/ GTIOC4A/ GTIOC0A#/ GTIOC4A#				

Table 1.10 List of Pin and Pin Functions (80-pin with PGA pseudo-differential input and without USB pin) (4/5)

Pin Number	Power Supply Clock System Control	I/O Port	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
47		P70	GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/ POE0#	CTS9#/RTS9#/SS9#	IRQ5-DS		
48	VCC						
49		P31	MTIOC0A/ MTCLKC/ MTIOC0A#/ MTCLKC#/ TMR16	SSLA1	IRQ6		
50	VSS						
51		P30	MTIOC0B/ MTCLKD/ MTIOC0B#/ MTCLKD#/ TMC16	SCK8/CTS8#/RTS8#/ SS8#/SSLA0	IRQ7		COMP3
52		P27	MTIOC1A/ MTIOC0C/ MTIOC1A#/ MTIOC0C#/ POE9#		IRQ15		
53		P22	MTIC5W/ MTCLKD/ MTIC5W#/ MTCLKD#/ MTIOC9B/ TMR12/TMO4	RXD8/SMISO8/SSCL8/ RXD12/SMISO12/ SSCL12/RXD12/ MISOA/CRX0	IRQ10		ADTRG2#/ COMP2
54		P21	MTIOC9A/ MTCLKA/ MTIOC9A#/ MTCLKA#/ TMC14	TXD8/SMOSI8/SSDA8/ TXD12/SMOSI12/ SSDA12/TXD12/ SIOX12/MOSIA	IRQ6-DS	AN217	ADTRG1#/ COMP5
55		P20	MTIOC9C/ MTCLKB/ MTIOC9C#/ MTCLKB#/ TMR14	CTS8#/RTS8#/SS8#/ SCK8/RSPCKA	IRQ7-DS	AN216	ADTRG0#/ COMP4
56		P65			IRQ9	AN211/CMPC53/ DA1	
57		P64			IRQ8	AN210/CMPC33/ DA0	
58	AVCC2						
59	AVSS2						
60		P62			IRQ6	AN208/CMPC43	
61		P55			IRQ3	AN203/CMPC32	
62		P54			IRQ2	AN202/CMPC22	
63		P53			IRQ1	AN201/CMPC12	
64		P52			IRQ0	AN200/CMPC02	
65		P47				AN103	
66		P46				AN102/CMPC50/ CMPC51	
67		P45				AN101/CMPC40/ CMPC41	
68		P44				AN100/CMPC30/ CMPC31	
69		PH4				AN107/PGAVSS1	
70		P43				AN003	
71		P42				AN002/CMPC20/ CMPC21	

Table 1.10 List of Pin and Pin Functions (80-pin with PGA pseudo-differential input and without USB pin) (5/5)

Pin Number	Power Supply Clock System Control	I/O Port	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
72		P41				AN001/CMPC10/ CMPC11	
73		P40				AN000/CMPC00/ CMPC01	
74		PH0				AN007/PGAVSS0	
75	AVCC1						
76	AVCC0						
77	AVSS0						
78	AVSS1						
79		P11	MTIOC3A/ MTCLKC/ MTIOC3A#/ MTCLKC#/ MTIOC9D/ GTIOC3B/ GTETRGA/ GTIOC3B#/ GTETRGC/ TMO3/POE9#		IRQ1-DS		
80		P10	MTIOC9B/ MTCLKD/ MTIOC9B#/ MTCLKD#/ GTETRGB/ GTETRGD/ TMR13/POE12#	CTS6#/RTS6#/SS6#	IRQ0-DS		

1.6.7 64-Pin LFQFP (with PGA pseudo-differential input and without USB pin)

Table 1.11 List of Pin and Pin Functions (64-pin with PGA pseudo-differential input and without USB pin) (1/4)

Pin Number	Power Supply Clock System Control	I/O Port	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
1	EMLE						
2	UB	P00	MTIOC9A/ MTIOC9A#/ CACREF	RXD9/SMISO9/SSCL9/ RXD12/SMISO12/ SSCL12/RDX12	IRQ2		ADST1/ COMP0
3	VCL						
4	MD/FINED						
5		P01	MTIOC9C/ MTIOC9C#/ GTETRG A/ GTETRG B/ GTETRG C/ GTETRG D/ POE12#	TXD9/SMOSI9/SSDA9/ TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12	IRQ4		ADST2/ COMP1
6	RES#						
7	XTAL	P37					
8	VSS						
9	EXTAL	P36					
10	VCC						
11		PE2	POE10#		NMI		
12	TRST#	PD7	MTIOC9A/ MTIOC9A#/ GTIOC0A/ GTIOC3A/ GTIOC0A#/ GTIOC3A#/ TMR11/TMR15	TXD5/SMOSI5/SSDA5/ SSLA1/CTX0	IRQ8		
13	TMS	PD6	MTIOC9C/ MTIOC9C#/ GTIOC0B/ GTIOC3B/ GTIOC0B#/ GTIOC3B#/ TMO1	CTS1#/RTS1#/SS1#/ CTS11#/RTS11#/SS11#/ SSLA0	IRQ5		ADST0
14	TDI	PD5	GTIOC1A/ GTETRG A/ GTIOC1A#/ TMR10/TMR16	RXD1/SMISO1/SSCL1/ RXD11/SMISO11/SSCL11	IRQ6		
15	TCK	PD4	GTIOC1B/ GTETRG B/ GTIOC1B#/ TMC10/TMC16	SCK1/SCK11	IRQ2		
16	TDO	PD3	GTIOC2A/ GTETRG C/ GTIOC2A#/ TMO0	TXD1/SMOSI1/SSDA1/ TXD11/SMOSI11/SSDA11			
17		PB6	GTIOC2A/ GTIOC2A#	RXD5/SMISO5/SSCL5/ RXD11/SMISO11/ SSCL11/RXD12/ SMISO12/SSCL12/ RXDX12/CRX0	IRQ2		
18		PB5	GTIOC2B/ GTIOC2B#	TXD5/SMOSI5/SSDA5/ TXD11/SMOSI11/ SSDA11/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/CTX0			
19		PB4	GTETRG A/ GTETRG B/ GTETRG C/ GTETRG D/ POE8#	CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/ SS11#	IRQ3-DS		

Table 1.11 List of Pin and Pin Functions (64-pin with PGA pseudo-differential input and without USB pin) (2/4)

Pin Number	Power Supply Clock System Control	I/O Port	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
20		PB3	MTIOC0A/ MTIOC0A#/ CACREF	SCK6/RSPCKA	IRQ9		
21		PB2	MTIOC0B/ MTIOC0B#/ GTADSM0/ TMRI0	TXD6/SMOSI6/SSDA6/ SDA0			ADSM0
22		PB1	MTIOC0C/ MTIOC0C#/ GTADSM1/ TMCIO	RXD6/SMOSI6/SSCL6/ SCL0	IRQ4		ADSM1
23		PB0	MTIOC0D/ MTIOC0D#/ TMO0	TXD6/SMOSI6/SSDA6/ CTS11#/RTS11#/SS11#/ MOSIA	IRQ8		ADTRG2#
24	VCC						
25		P96	GTETRG A/ GTETRG B/ GTETRG C/ GTETRG D/ POE4#	CTS8#/RTS8#/SS8#	IRQ4-DS		
26	VSS						
27		P95	MTIOC6B/ MTIOC6B#/ GTIOC4A/ GTIOC7A/ GTIOC4A#/ GTIOC7A#				
28		P94	MTIOC7A/ MTIOC7A#/ GTIOC5A/ GTIOC8A/ GTIOC5A#/ GTIOC8A#				
29		P93	MTIOC7B/ MTIOC7B#/ GTIOC6A/ GTIOC9A/ GTIOC6A#/ GTIOC9A#				
30		P92	MTIOC6D/ MTIOC6D#/ GTIOC4B/ GTIOC7B/ GTIOC4B#/ GTIOC7B#				
31		P91	MTIOC7C/ MTIOC7C#/ GTIOC5B/ GTIOC8B/ GTIOC5B#/ GTIOC8B#				
32		P90	MTIOC7D/ MTIOC7D#/ GTIOC6B/ GTIOC9B/ GTIOC6B#/ GTIOC9B#				
33		P76	MTIOC4D/ MTIOC4D#/ GTIOC2B/ GTIOC6B/ GTIOC2B#/ GTIOC6B#				

Table 1.11 List of Pin and Pin Functions (64-pin with PGA pseudo-differential input and without USB pin) (3/4)

Pin Number	Power Supply Clock System Control	I/O Port	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
34		P75	MTIOC4C/ MTIOC4C#/ GTIOC1B/ GTIOC5B/ GTIOC1B#/ GTIOC5B#				
35		P74	MTIOC3D/ MTIOC3D#/ GTIOC0B/ GTIOC4B/ GTIOC0B#/ GTIOC4B#				
36		P73	MTIOC4B/ MTIOC4B#/ GTIOC2A/ GTIOC6A/ GTIOC2A#/ GTIOC6A#				
37		P72	MTIOC4A/ MTIOC4A#/ GTIOC1A/ GTIOC5A/ GTIOC1A#/ GTIOC5A#				
38		P71	MTIOC3B/ MTIOC3B#/ GTIOC0A/ GTIOC4A/ GTIOC0A#/ GTIOC4A#				
39		P70	GTETRA/ GTETRGB/ GTETRGC/ GTETRGD/ POE0#	CTS9#/RTS9#/SS9#	IRQ5-DS		
40	VCC						
41	VSS						
42		P22	MTIC5W/ MTCLKD/ MTIC5W#/ MTCLKD#/ MTIOC9B/ TMR12/TMO4	RXD8/SMISO8/SSCL8/ RXD12/SMISO12/ SSCL12/RXD12/ MISOA/CRX0	IRQ10		ADTRG2#/ COMP2
43		P21	MTIOC9A/ MTCLKA/ MTIOC9A#/ MTCLKA#/ TMCI4	TXD8/SMOSI8/SSDA8/ TXD12/SMOSI12/ SSDA12/TXD12/ SIOX12/MOSIA	IRQ6-DS	AN217	ADTRG1#/ COMP5
44		P20	MTIOC9C/ MTCLKB/ MTIOC9C#/ MTCLKB#/ TMR14	CTS8#/RTS8#/SS8#/ SCK8/RSPCKA	IRQ7-DS	AN216	ADTRG0#/ COMP4
45		P65			IRQ9	AN211/CMPC53/ DA1	
46		P64			IRQ8	AN210/CMPC33/ DA0	
47	AVCC2						
48	AVSS2						
49		P54			IRQ2	AN202/CMPC22	
50		P53			IRQ1	AN201/CMPC12	
51		P52			IRQ0	AN200/CMPC02	
52		P46				AN102/CMPC50/ CMPC51	

Table 1.11 List of Pin and Pin Functions (64-pin with PGA pseudo-differential input and without USB pin) (4/4)

Pin Number	Power Supply Clock System Control	I/O Port	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
53		P45				AN101/CMPC40/ CMPC41	
54		P44				AN100/CMPC30/ CMPC31	
55		PH4				AN107/PGAVSS1	
56		P42				AN002/CMPC20/ CMPC21	
57		P41				AN001/CMPC10/ CMPC11	
58		P40				AN000/CMPC00/ CMPC01	
59		PH0				AN007/PGAVSS0	
60	AVCC1						
61	AVCC0						
62	AVSS0						
63	AVSS1						
64		P11	MTIOC3A/ MTCLKC/ MTIOC3A#/ MTCLKC#/ MTIOC9D/ GTIOC3B/ GTETRGA/ GTIOC3B#/ GTETRGC/ TMO3/POE9#		IRQ1-DS		

1.6.8 48-Pin LQFP (without PGA pseudo-differential input and without USB pin)

Table 1.12 List of Pin and Pin Functions (48-pin with PGA pseudo-differential input and without USB pin) (1/3)

Pin Number	Power Supply Clock System Control	I/O Port	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
1	UB	P00	MTIOC9A/ MTIOC9A#/ CACREF	RXD9/SMISO9/SSCL9/ RXD12/SMISO12/ SSCL12/RXDX12	IRQ2		ADST1/ COMP0
2	VCL						
3	MD/FINED						
4	RES#						
5	XTAL	P37					
6	VSS						
7	EXTAL	P36					
8	VCC						
9		PE2	POE10#		NMI		
10		PD7	MTIOC9A/ MTIOC9A#/ GTIOC0A/ GTIOC3A/ GTIOC0A#/ GTIOC3A#/ TMR11/TMR15	TXD5/SMOSI5/SSDA5/ SSLA1/CTX0	IRQ8		
11		PD5	GTIOC1A/ GTETRGA/ GTIOC1A#/ TMR10/TMR16	RXD1/SMISO1/SSCL1/ RXD11/SMISO11/SSCL11	IRQ6		
12		PD3	GTIOC2A/ GTETRGC/ GTIOC2A#/ TMO0	TXD1/SMOSI1/SSDA1/ TXD11/SMOSI11/SSDA11			
13		PB6	GTIOC2A/ GTIOC2A#	RXD5/SMISO5/SSCL5/ RXD11/SMISO11/ SSCL11/RXD12/ SMISO12/SSCL12/ RXDX12/CRX0	IRQ2		
14		PB5	GTIOC2B/ GTIOC2B#	TXD5/SMOSI5/SSDA5/ TXD11/SMOSI11/ SSDA11/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/CTX0			
15		PB4	GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/ POE8#	CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/ SS11#	IRQ3-DS		
16		PB3	MTIOC0A/ MTIOC0A#/ CACREF	SCK6/RSPCKA	IRQ9		
17		PB2	MTIOC0B/ MTIOC0B#/ GTADSM0/ TMR10	TXD6/SMOSI6/SSDA6/ SDA0			ADSM0
18		PB1	MTIOC0C/ MTIOC0C#/ GTADSM1/ TMC10	RXD6/SMISO6/SSCL6/ SCL0	IRQ4		ADSM1
19		PB0	MTIOC0D/ MTIOC0D#/ TMO0	TXD6/SMOSI6/SSDA6/ CTS11#/RTS11#/SS11#/ MOSIA	IRQ8		ADTRG2#
20		PA5	MTIOC1A/ MTIOC1A#/ TMC13	RXD6/SMISO6/SSCL6/ MISOA	IRQ1		ADTRG1#

Table 1.12 List of Pin and Pin Functions (48-pin with PGA pseudo-differential input and without USB pin) (2/3)

Pin Number	Power Supply Clock System Control	I/O Port	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
21		PA3	MTIOC2A/ MTIOC2A#/ GTADSM0/ TMRI7	TXD9/SMOSI9/SSDA9/ SSLA0			
22	VCC						
23	VSS						
24		P94	MTIOC7A/ MTIOC7A#/ GTIOC5A/ GTIOC8A/ GTIOC5A#/ GTIOC8A#				
25		P76	MTIOC4D/ MTIOC4D#/ GTIOC2B/ GTIOC6B/ GTIOC2B#/ GTIOC6B#				
26		P75	MTIOC4C/ MTIOC4C#/ GTIOC1B/ GTIOC5B/ GTIOC1B#/ GTIOC5B#				
27		P74	MTIOC3D/ MTIOC3D#/ GTIOC0B/ GTIOC4B/ GTIOC0B#/ GTIOC4B#				
28		P73	MTIOC4B/ MTIOC4B#/ GTIOC2A/ GTIOC6A/ GTIOC2A#/ GTIOC6A#				
29		P72	MTIOC4A/ MTIOC4A#/ GTIOC1A/ GTIOC5A/ GTIOC1A#/ GTIOC5A#				
30		P71	MTIOC3B/ MTIOC3B#/ GTIOC0A/ GTIOC4A/ GTIOC0A#/ GTIOC4A#				
31	VCC						
32	VSS						
33		P65			IRQ9	AN211/CMPC53/ DA1	
34		P64			IRQ8	AN210/CMPC33/ DA0	
35	AVCC2						
36	AVSS2						
37		P62			IRQ6	AN208/CMPC43	
38		P44				AN100/CMPC30/ CMPC31	
39		P43				AN003	
40		P42				AN002/CMPC20/ CMPC21	
41		P41				AN001/CMPC10/ CMPC11	

Table 1.12 List of Pin and Pin Functions (48-pin with PGA pseudo-differential input and without USB pin) (3/3)

Pin Number	Power Supply Clock System Control	I/O Port	Timer (MTU, GPTW, TMR, POE, POEG, CAC)	Communications (SCI, RSPI, RIIC, CAN)	Interrupt (IRQ, NMI)	Analog	Others
42		P40				AN000/CMPC00/ CMPC01	
43	AVCC1						
44	AVCC0						
45	AVSS0						
46	AVSS1						
47		P11	MTIOC3A/ MTCLKC/ MTIOC3A#/ MTCLKC#/ MTIOC9D/ GTIOC3B/ GTETRGA/ GTIOC3B#/ GTETRGC/ TMO3/POE9#		IRQ1-DS		
48		P10	MTIOC9B/ MTCLKD/ MTIOC9B#/ MTCLKD#/ GTETRGB/ GTETRGD/ TMR13/POE12#	CTS6#/RTS6#/SS6#	IRQ0-DS		

2. CPU

The RXv3 CPU is based on the RXv3 instruction set architecture. Its instruction processing efficiency has been improved relative to that of the RXv2 CPU, so it delivers higher performance.

The RXv3 instruction set architecture (RXv3) provides upward compatibility from the RXv2 instruction set architecture (RXv2) and the RXv1 instruction set architecture (RXv1).

- Adoption of variable-length instruction format
The CPU has short formats for frequently used instructions, facilitating the development of efficient programs that take up less memory.
- Powerful instruction set
DSP instructions and floating-point operation instructions realize high-speed arithmetic processing.
- Versatile addressing modes
The CPU has versatile addressing modes, with register-register operations, register-memory operations, and bitwise operations included. Data transfer between memory locations is also possible.

2.1 Features

- Minimum instruction execution rate: One clock cycle
- Address space: 4-Gbyte linear addresses
- Register set of the CPU
General purpose: Sixteen 32-bit registers
Control: Ten 32-bit registers
Accumulator: Two 72-bit registers
- Variable-length instruction format (lengths from one to eight bytes)
- 111 instructions
Standard provided instructions: 111
Basic instructions: 77
Single-precision floating point instructions: 11
DSP instructions: 23
- Processor modes
Supervisor mode and user mode
- Vector tables
Exception vector table and interrupt vector table
- Memory protection unit
- Data arrangement
Selectable as little endian or big endian

2.2 Register Set of the CPU

The CPU has sixteen general-purpose registers, ten control registers, and two accumulator used for DSP instructions.




Figure 2.1 Register Set of the CPU

2.2.1 General-Purpose Registers (R0 to R15)

This CPU has sixteen 32-bit general-purpose registers (R0 to R15). R0 to R15 can be used as data registers or address registers.

R0, a general-purpose register, also functions as the stack pointer (SP).


The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

2.2.2 Control Registers

This CPU has the following ten control registers.


- Interrupt stack pointer (ISP)
- User stack pointer (USP)
- Exception table register (EXTB)
- Interrupt table register (INTB)
- Program counter (PC)
- Processor status word (PSW)
- Backup PC (BPC)
- Backup PSW (BPSW)
- Fast interrupt vector register (FINTV)
- Single-precision floating-point status word (FPSW)

2.2.2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)




The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

2.2.2.2 Exception Table Register (EXTB)




The exception table register (EXTB) specifies the address where the exception vector table starts.

2.2.2.3 Interrupt Table Register (INTB)



The interrupt table register (INTB) specifies the address where the interrupt vector table starts.

2.2.2.4 Program Counter (PC)



The program counter (PC) indicates the address of the instruction being executed.

2.2.2.5 Processor Status Word (PSW)

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	—	—	—	IPL[3:0]				—	—	—	PM	—	—	U	I
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	—	—	—	—	—	O	S	Z	C
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	C	Carry Flag	0: No carry has occurred. 1: A carry has occurred.	R/W
b1	Z	Zero Flag	0: Result is non-zero. 1: Result is 0.	R/W
b2	S	Sign Flag	0: Result is a positive value or 0. 1: Result is a negative value.	R/W
b3	O	Overflow Flag	0: No overflow has occurred. 1: An overflow has occurred.	R/W
b15 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b16	I*1	Interrupt Enable	0: Interrupt disabled. 1: Interrupt enabled.	R/W
b17	U*1	Stack Pointer Select	0: Interrupt stack pointer (ISP) is selected. 1: User stack pointer (USP) is selected.	R/W
b19, b18	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b20	PM*1, *2, *3	Processor Mode Select	0: Supervisor mode is selected. 1: User mode is selected.	R/W
b23 to b21	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b27 to b24	IPL[3:0]*1	Processor Interrupt Priority Level	b27 b24 0 0 0 0: Priority level 0 (lowest) 0 0 0 1: Priority level 1 0 0 1 0: Priority level 2 0 0 1 1: Priority level 3 0 1 0 0: Priority level 4 0 1 0 1: Priority level 5 0 1 1 0: Priority level 6 0 1 1 1: Priority level 7 1 0 0 0: Priority level 8 1 0 0 1: Priority level 9 1 0 1 0: Priority level 10 1 0 1 1: Priority level 11 1 1 0 0: Priority level 12 1 1 0 1: Priority level 13 1 1 1 0: Priority level 14 1 1 1 1: Priority level 15 (highest)	R/W
b31 to b28	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. In user mode, writing to the IPL[3:0], PM, U, and I bits by an MVTC or a POPC instruction is ignored. Writing to the IPL[3:0] bits by an MVTIPL instruction generates a privileged instruction exception.

Note 2. In supervisor mode, writing to the PM bit by an MVTC or a POPC instruction is ignored, but writing to the other bits is possible.

Note 3. Switching from supervisor mode to user mode requires execution of an RTE instruction after having set the PSW.PM bit saved on the stack to 1 or executing an RTFI instruction after having set the BPSW.PM bit to 1.

The processor status word (PSW) indicates the results of instruction execution or the state of the CPU.

C Flag (Carry Flag)

This flag retains the state of the bit after a carry, borrow, or shift-out has occurred.

Z Flag (Zero Flag)

This flag is set to 1 if the result of an operation is 0; otherwise its value is set to 0.

S Flag (Sign Flag)

This flag is set to 1 if the result of an operation is negative; otherwise its value is set to 0.

O Flag (Overflow Flag)

This flag is set to 1 if the result of an operation overflows; otherwise its value is set to 0.

I Bit (Interrupt Enable)

This bit enables interrupt requests. When a WAIT instruction is executed, the value of this bit becomes 1. It becomes 0 when an exception is accepted.

U Bit (Stack Pointer Select)


This bit specifies the stack pointer as either the ISP or USP. When an exception request is accepted, this bit is set to 0. When the processor mode is switched from supervisor mode to user mode, this bit is set to 1.

PM Bit (Processor Mode Select)

This bit specifies the processor mode. When an exception is accepted, the value of this bit becomes 0.

IPL[3:0] Bits (Processor Interrupt Priority Level)

The IPL[3:0] bits specify the processor interrupt priority level as one of sixteen levels from zero to fifteen, wherein priority level zero is the lowest and priority level fifteen the highest. When the priority level of a requested interrupt is higher than the processor interrupt priority level, the interrupt is enabled. Setting the IPL[3:0] bits to level fifteen (Fh) disables all interrupt requests. The IPL[3:0] bits are set to level fifteen (Fh) when a non-maskable interrupt is generated. When interrupts in general are generated, the bits are set to the priority levels of accepted interrupts.


2.2.2.6 Backup PC (BPC)

Value after reset: Undefined

The backup PC (BPC) is provided to speed up response to interrupts.


After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC register.

2.2.2.7 Backup PSW (BPSW)



The backup PSW (BPSW) is provided to speed up response to interrupts. After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

2.2.2.8 Fast Interrupt Vector Register (FINTV)



The fast interrupt vector register (FINTV) is provided to speed up response to interrupts. The FINTV register specifies a branch destination address when a fast interrupt has been generated.

2.2.2.9 Single-Precision Floating-Point Status Word (FPSW)

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
FS	FX	FU	FZ	FO	FV	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	EX	EU	EZ	EO	EV	—	DN	CE	CX	CU	CZ	CO	CV	RM[1:0]	—
Value after reset:	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	RM[1:0]	Single-Precision Floating-Point Rounding-Mode Setting	b1 b0 0 0: Rounding towards the nearest value 0 1: Rounding towards 0 1 0: Rounding towards +∞ 1 1: Rounding towards −∞	R/W
b2	CV	Invalid Operation Cause Flag	0: No invalid operation has been encountered. 1: Invalid operation has been encountered.	R/(W) *1
b3	CO	Overflow Cause Flag	0: No overflow has occurred. 1: Overflow has occurred.	R/(W) *1
b4	CZ	Division-by-Zero Cause Flag	0: No division-by-zero has occurred. 1: Division-by-zero has occurred.	R/(W) *1
b5	CU	Underflow Cause Flag	0: No underflow has occurred. 1: Underflow has occurred.	R/(W) *1
b6	CX	Inexact Cause Flag	0: No inexact exception has been generated. 1: Inexact exception has been generated.	R/(W) *1
b7	CE	Unimplemented Processing Cause Flag	0: No unimplemented processing has been encountered. 1: Unimplemented process has been encountered.	R/(W) *1
b8	DN	0 Flush Bit of Denormalized Number	0: A denormalized number is handled as a denormalized number. 1: A denormalized number is handled as 0.*2	R/W
b9	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10	EV	Invalid Operation Exception Enable	0: Invalid operation exception is masked. 1: Invalid operation exception is enabled.	R/W
b11	EO	Overflow Exception Enable	0: Overflow exception is masked. 1: Overflow exception is enabled.	R/W
b12	EZ	Division-by-Zero Exception Enable	0: Division-by-zero exception is masked. 1: Division-by-zero exception is enabled.	R/W
b13	EU	Underflow Exception Enable	0: Underflow exception is masked. 1: Underflow exception is enabled.	R/W
b14	EX	Inexact Exception Enable	0: Inexact exception is masked. 1: Inexact exception is enabled.	R/W
b25 to b15	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b26	FV*3	Invalid Operation Flag	0: No invalid operation has been encountered. 1: Invalid operation has been encountered.*8	R/W
b27	FO*4	Overflow Flag	0: No overflow has occurred. 1: Overflow has occurred.*8	R/W
b28	FZ*5	Division-by-Zero Flag	0: No division-by-zero has occurred. 1: Division-by-zero has occurred.*8	R/W
b29	FU*6	Underflow Flag	0: No underflow has occurred. 1: Underflow has occurred.*8	R/W
b30	FX*7	Inexact Flag	0: No inexact exception has been generated. 1: Inexact exception has been generated.*8	R/W
b31	FS	Single-Precision Floating-Point Error Summary Flag	This bit reflects the logical OR of the FU, FZ, FO, and FV flags.	R

- Note 1. Writing 0 to the bit clears it. Writing 1 to the bit does not affect its value.
- Note 2. Positive denormalized numbers are treated as +0, negative denormalized numbers as -0.
- Note 3. When the EV bit is set to 0, the FV flag is enabled.
- Note 4. When the EO bit is set to 0, the FO flag is enabled.
- Note 5. When the EZ bit is set to 0, the FZ flag is enabled.
- Note 6. When the EU bit is set to 0, the FU flag is enabled.
- Note 7. When the EX bit is set to 0, the FX flag is enabled.
- Note 8. Once the bit has been set to 1, this value is retained until it is set to 0 by software.

The single-precision floating-point status word (FPSW) indicates the results of single-precision floating-point arithmetic operations.

When the corresponding exception handling enable bits (E_j) are set to enable processing of the exceptions ($E_j = 1$), the C_j flags can be used by the exception handling routine to identify the source of that exception. If handling of an exception is masked ($E_j = 0$), the F_j flag can be used to check for the generation of the exception at the end of a sequence of processing. The F_j flags operate in an accumulative fashion ($j = X, U, Z, O, \text{ or } V$).

RM[1:0] Bits (Single-Precision Floating-Point Rounding-Mode Setting)

These bits specify the single-precision floating-point rounding-mode.

Explanation of Single-Precision Floating-Point Rounding Modes

- Rounding towards the nearest value (the default behavior): An inexact result is rounded to the available value that is closest to the result of a hypothetical calculation with infinite precision. If two available values are equally close, rounding is to the even alternative.
- Rounding towards 0: An inexact result is rounded to the smallest available absolute value, i.e. in the direction of zero (simple truncation).
- Rounding towards $+\infty$: An inexact result is rounded to the nearest available value in the direction of positive infinity.
- Rounding towards $-\infty$: An inexact result is rounded to the nearest available value in the direction of negative infinity.

(1) Rounding to the nearest value is specified as the default mode and returns the most accurate value.

(2) Modes such as rounding towards 0, rounding towards $+\infty$, and rounding towards $-\infty$ are used to ensure precision when interval arithmetic is employed.

CV Flag (Invalid Operation Cause Flag), CO Flag (Overflow Cause Flag), CZ Flag (Division-by-Zero Cause Flag), CU Flag (Underflow Cause Flag), CX Flag (Inexact Cause Flag), and CE Flag (Unimplemented Processing Cause Flag)

Single-precision floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation. For a further single-precision floating-point exception that is generated upon detection of unimplemented processing, the corresponding flag (CE) is set to 1.

- If an exception or processing that is not implemented is not encountered in the execution of a single-precision floating-point arithmetic instruction, the corresponding flags become 0.
- When 0 is written to the bit by the MVTC and POPC instructions, the bit is set to 0; the bit retains the previous value when 1 is written by the instruction.

DN Bit (0 Flush Bit of Denormalized Number)

When this bit is set to 0, a denormalized number is handled as a denormalized number. When this bit is set to 1, a denormalized number is handled as 0.

EV Bit (Invalid Operation Exception Enable), EO Bit (Overflow Exception Enable), EZ Bit (Division-by-Zero Exception Enable), EU Bit (Underflow Exception Enable), and EX Bit (Inexact Exception Enable)

When any of five single-precision floating-point exceptions specified in the IEEE754 standard is generated by the single-precision floating-point operation instruction, the bit decides whether the CPU will start handling the exception. When the bit is set to 0, the exception handling is masked; when the bit is set to 1, the exception handling is enabled.

FV Flag (Invalid Operation Flag), FO Flag (Overflow Flag), FZ Flag (Division-by-Zero Flag), FU Flag (Underflow Flag), and FX Flag (Inexact Flag)

While the exception handling enable bit (Ej) is 0 (exception handling is masked), if any of five single-precision floating-point exceptions specified in the IEEE754 standard is generated, the corresponding bit is set to 1.

- When Ej is 1 (exception handling is enabled), the value of the flag remains.
- When the corresponding flag is set to 1, it remains 1 until it is set to 0 by software (accumulation flag).

FS Flag (Single-Precision Floating-Point Error Summary Flag)


This bit reflects the logical OR of the FU, FZ, FO, and FV flags.

2.2.3 Accumulator

The accumulator (ACC0 or ACC1) is a 72-bit register used for DSP instructions. The accumulator is handled as a 96-bit register for reading and writing. At this time, when bits 95 to 72 of the accumulator are read, the value where the value of bit 71 is sign extended is read. Writing to bits 95 to 72 of the accumulator is ignored. ACC0 is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, FMUL, MUL, and RMPA, in which case the prior value in ACC0 is modified by execution of the instruction.

Use the MVTACGU, MVTACHI, and MVTACLO instructions for writing to the accumulator. The MVTACGU, MVTACHI, and MVTACLO instructions write data to bits 95 to 64, the higher-order 32 bits (bits 63 to 32), and the lower-order 32 bits (bits 31 to 0), respectively.

Use the MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions for reading data from the accumulator. The MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions read data from the guard bits (bits 95 to 64), higher-order 32 bits (bits 63 to 32), the middle 32 bits (bits 47 to 16), and the lower-order 32 bits (bits 31 to 0), respectively.



Note: The value of bit 71 is sign extended for bits 95 to 72 and the extended value is always read. Writing to this area is ignored.

2.3 Processor Mode

The CPU supports two processor modes, supervisor and user. These processor modes and the memory protection function enable the realization of a hierarchical CPU resource protection and memory protection mechanism. Each processor mode imposes a level on rights of access to memory and the instructions that can be executed. Supervisor mode carries greater rights than user mode. The initial state after a reset is supervisor mode.

2.3.1 Supervisor Mode

In supervisor mode, all CPU resources are accessible and all instructions are available. However, writing to the processor mode select bit (PM) in the processor status word (PSW) by executing an MVTC or a POPC instruction will be ignored. For details on how to write to the PM bit, refer to section 2.2.2.5, Processor Status Word (PSW).

2.3.2 User Mode

In user mode, write access to the CPU resources listed below is restricted. The restriction applies to any instruction capable of write access.

- Some bits (bits IPL[3:0], PM, U, and I) in the processor status word (PSW)
- Interrupt stack pointer (ISP)
- Exception table register (EXTB)
- Interrupt table register (INTB)
- Backup PSW (BPSW)
- Backup PC (BPC)
- Fast interrupt vector register (FINTV)

2.3.3 Privileged Instruction

Privileged instructions can only be executed in supervisor mode. Executing a privileged instruction in user mode produces a privileged instruction exception. Privileged instructions include the RTFI, MVTIPL, RTE, and WAIT instructions.

2.3.4 Switching Between Processor Modes

Manipulating the processor mode select bit (PM) in the processor status word (PSW) switches the processor mode. However, rewriting to the PM bit by executing an MVTC or a POPC instruction is prohibited. Switch the processor mode by following the procedures described below.

(1) Switching from user mode to supervisor mode

After an exception has been generated, the PSW.PM bit is set to 0 and the CPU switches to supervisor mode. The hardware pre-processing is executed in supervisor mode. The state of the processor mode before the exception was generated is retained in the copy of PSW.PM bit is saved on the stack.

(2) Switching from supervisor mode to user mode

Executing an RTE instruction when the value of the copy of the PSW.PM bit that has been preserved on the stack is 1 or an RTFI instruction when the value of the copy of the PSW.PM bit that has been preserved in the backup PSW (BPSW) is 1 causes a transition to user mode. In the transition to user mode, the value of the stack pointer designation bit (the U bit in the PSW) becomes 1.

2.4 Data Types

The CPU can handle four types of data: integer, single-precision floating-point number, bit, and string.
 For details, refer to RX Family RXv3 Instruction Set Architecture User’s Manual: Software.

2.4.1 Integer

An integer can be signed or unsigned. For signed integers, negative values are represented by two’s complements.




Figure 2.2 Integer

2.4.2 Single-Precision Floating-Point Numbers

The single-precision floating-point number is compliant with that specified in the IEEE754 standard; operands of this type can be used in eleven single-precision floating-point operation instructions: FADD, FCMP, FDIV, FMUL, FSQRT, FSUB, FTOI, FTOU, ITOF, ROUND, and UTOF.




Figure 2.3 Single-Precision Floating-Point Number

The single-precision floating-point number can represent the values listed below.

- 0 < E < 255 (normal numbers)
- E = 0 and F = 0 (signed zero)
- E = 0 and F > 0 (denormalized numbers)*1
- E = 255 and F = 0 (infinity)
- E = 255 and F > 0 (NaN: Not-a-Number)

Note 1. The number is treated as 0 when the FPSW.DN bit is 1. When the DN bit is 0, an unimplemented processing exception is generated.

2.4.3 Bitwise Operations

Five bit-manipulation instructions are provided for bitwise operations: BCLR, BMCnd, BNOT, BSET, and BTST.

A bit in a register is specified as the destination register and a bit number in the range from 31 to 0.

A bit in memory is specified as the destination address and a bit number from 7 to 0. The addressing modes available to specify addresses are register indirect and register relative.




Figure 2.4 Bit

2.4.4 Strings

The string data type consists of an arbitrary number of consecutive byte (8-bit), word (16-bit), or longword (32-bit) units. Seven string manipulation instructions are provided for use with strings: SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE.




Figure 2.5 String

2.5 Endian

For the CPU, instructions are little endian, but the treatment of data is selectable as little or big endian.

2.5.1 Switching the Endian

As arrangements of bytes, this MCU supports both big endian, where the higher-order byte (MSB) is at location 0, and little endian, where the lower-order byte (LSB) is at location 0.

For details on the endian setting, see section 3, Operating Modes.

Operations for access differ according to the endian setting and, depending on the instruction, whether 8-, 16- or 32-bit access has been selected. Operations for access in the various possible cases are described in Table 2.1 to Table 2.12.

In the tables,

- LL indicates bits D7 to D0 of the general-purpose register,
- LH indicates bits D15 to D8 of the general-purpose register,
- HL indicates bits D23 to D16 of the general-purpose register, and
- HH indicates bits D31 to D24 of the general-purpose register.

	D31 to D24	D23 to D16	D15 to D8	D7 to D0
General purpose register: Rm	HH	HL	LH	LL

Table 2.1 32-Bit Read Operations when Little Endian has been Selected

Operation Address of src	Reading a 32-bit unit from address 0	Reading a 32-bit unit from address 1	Reading a 32-bit unit from address 2	Reading a 32-bit unit from address 3	Reading a 32-bit unit from address 4
Address 0	Transfer to LL	—	—	—	—
Address 1	Transfer to LH	Transfer to LL	—	—	—
Address 2	Transfer to HL	Transfer to LH	Transfer to LL	—	—
Address 3	Transfer to HH	Transfer to HL	Transfer to LH	Transfer to LL	—
Address 4	—	Transfer to HH	Transfer to HL	Transfer to LH	Transfer to LL
Address 5	—	—	Transfer to HH	Transfer to HL	Transfer to LH
Address 6	—	—	—	Transfer to HH	Transfer to HL
Address 7	—	—	—	—	Transfer to HH

Table 2.2 32-Bit Read Operations when Big Endian has been Selected

Operation Address of src	Reading a 32-bit unit from address 0	Reading a 32-bit unit from address 1	Reading a 32-bit unit from address 2	Reading a 32-bit unit from address 3	Reading a 32-bit unit from address 4
Address 0	Transfer to HH	—	—	—	—
Address 1	Transfer to HL	Transfer to HH	—	—	—
Address 2	Transfer to LH	Transfer to HL	Transfer to HH	—	—
Address 3	Transfer to LL	Transfer to LH	Transfer to HL	Transfer to HH	—
Address 4	—	Transfer to LL	Transfer to LH	Transfer to HL	Transfer to HH
Address 5	—	—	Transfer to LL	Transfer to LH	Transfer to HL
Address 6	—	—	—	Transfer to LL	Transfer to LH
Address 7	—	—	—	—	Transfer to LL

Table 2.3 32-Bit Write Operations when Little Endian has been Selected

Operation Address of dest	Writing a 32-bit unit to address 0	Writing a 32-bit unit to address 1	Writing a 32-bit unit to address 2	Writing a 32-bit unit to address 3	Writing a 32-bit unit to address 4
Address 0	Transfer from LL	—	—	—	—
Address 1	Transfer from LH	Transfer from LL	—	—	—
Address 2	Transfer from HL	Transfer from LH	Transfer from LL	—	—
Address 3	Transfer from HH	Transfer from HL	Transfer from LH	Transfer from LL	—
Address 4	—	Transfer from HH	Transfer from HL	Transfer from LH	Transfer from LL
Address 5	—	—	Transfer from HH	Transfer from HL	Transfer from LH
Address 6	—	—	—	Transfer from HH	Transfer from HL
Address 7	—	—	—	—	Transfer from HH

Table 2.4 32-Bit Write Operations when Big Endian has been Selected

Operation Address of dest	Writing a 32-bit unit to address 0	Writing a 32-bit unit to address 1	Writing a 32-bit unit to address 2	Writing a 32-bit unit to address 3	Writing a 32-bit unit to address 4
Address 0	Transfer from HH	—	—	—	—
Address 1	Transfer from HL	Transfer from HH	—	—	—
Address 2	Transfer from LH	Transfer from HL	Transfer from HH	—	—
Address 3	Transfer from LL	Transfer from LH	Transfer from HL	Transfer from HH	—
Address 4	—	Transfer from LL	Transfer from LH	Transfer from HL	Transfer from HH
Address 5	—	—	Transfer from LL	Transfer from LH	Transfer from HL
Address 6	—	—	—	Transfer from LL	Transfer from LH
Address 7	—	—	—	—	Transfer from LL

Table 2.5 16-Bit Read Operations when Little Endian has been Selected

Operation Address of src	Reading a 16-bit unit from address 0	Reading a 16-bit unit from address 1	Reading a 16-bit unit from address 2	Reading a 16-bit unit from address 3	Reading a 16-bit unit from address 4	Reading a 16-bit unit from address 5	Reading a 16-bit unit from address 6
Address 0	Transfer to LL	—	—	—	—	—	—
Address 1	Transfer to LH	Transfer to LL	—	—	—	—	—
Address 2	—	Transfer to LH	Transfer to LL	—	—	—	—
Address 3	—	—	Transfer to LH	Transfer to LL	—	—	—
Address 4	—	—	—	Transfer to LH	Transfer to LL	—	—
Address 5	—	—	—	—	Transfer to LH	Transfer to LL	—
Address 6	—	—	—	—	—	Transfer to LH	Transfer to LL
Address 7	—	—	—	—	—	—	Transfer to LH

Table 2.6 16-Bit Read Operations when Big Endian has been Selected

Operation Address of src	Reading a 16-bit unit from address 0	Reading a 16-bit unit from address 1	Reading a 16-bit unit from address 2	Reading a 16-bit unit from address 3	Reading a 16-bit unit from address 4	Reading a 16-bit unit from address 5	Reading a 16-bit unit from address 6
Address 0	Transfer to LH	—	—	—	—	—	—
Address 1	Transfer to LL	Transfer to LH	—	—	—	—	—
Address 2	—	Transfer to LL	Transfer to LH	—	—	—	—
Address 3	—	—	Transfer to LL	Transfer to LH	—	—	—
Address 4	—	—	—	Transfer to LL	Transfer to LH	—	—
Address 5	—	—	—	—	Transfer to LL	Transfer to LH	—
Address 6	—	—	—	—	—	Transfer to LL	Transfer to LH
Address 7	—	—	—	—	—	—	Transfer to LL

Table 2.7 16-Bit Write Operations when Little Endian has been Selected

Operation Address of dest	Writing a 16-bit unit to address 0	Writing a 16-bit unit to address 1	Writing a 16-bit unit to address 2	Writing a 16-bit unit to address 3	Writing a 16-bit unit to address 4	Writing a 16-bit unit to address 5	Writing a 16-bit unit to address 6
Address 0	Transfer from LL	—	—	—	—	—	—
Address 1	Transfer from LH	Transfer from LL	—	—	—	—	—
Address 2	—	Transfer from LH	Transfer from LL	—	—	—	—
Address 3	—	—	Transfer from LH	Transfer from LL	—	—	—
Address 4	—	—	—	Transfer from LH	Transfer from LL	—	—
Address 5	—	—	—	—	Transfer from LH	Transfer from LL	—
Address 6	—	—	—	—	—	Transfer from LH	Transfer from LL
Address 7	—	—	—	—	—	—	Transfer from LH

Table 2.8 16-Bit Write Operations when Big Endian has been Selected

Operation Address of dest	Writing a 16-bit unit to address 0	Writing a 16-bit unit to address 1	Writing a 16-bit unit to address 2	Writing a 16-bit unit to address 3	Writing a 16-bit unit to address 4	Writing a 16-bit unit to address 5	Writing a 16-bit unit to address 6
Address 0	Transfer from LH	—	—	—	—	—	—
Address 1	Transfer from LL	Transfer from LH	—	—	—	—	—
Address 2	—	Transfer from LL	Transfer from LH	—	—	—	—
Address 3	—	—	Transfer from LL	Transfer from LH	—	—	—
Address 4	—	—	—	Transfer from LL	Transfer from LH	—	—
Address 5	—	—	—	—	Transfer from LL	Transfer from LH	—
Address 6	—	—	—	—	—	Transfer from LL	Transfer from LH
Address 7	—	—	—	—	—	—	Transfer from LL

Table 2.9 8-Bit Read Operations when Little Endian has been Selected

Operation Address of src	Reading an 8-bit unit from address 0	Reading an 8-bit unit from address 1	Reading an 8-bit unit from address 2	Reading an 8-bit unit from address 3
Address 0	Transfer to LL	—	—	—
Address 1	—	Transfer to LL	—	—
Address 2	—	—	Transfer to LL	—
Address 3	—	—	—	Transfer to LL

Table 2.10 8-Bit Read Operations when Big Endian has been Selected

Operation Address of src	Reading an 8-bit unit from address 0	Reading an 8-bit unit from address 1	Reading an 8-bit unit from address 2	Reading an 8-bit unit from address 3
Address 0	Transfer to LL	—	—	—
Address 1	—	Transfer to LL	—	—
Address 2	—	—	Transfer to LL	—
Address 3	—	—	—	Transfer to LL

Table 2.11 8-Bit Write Operations when Little Endian has been Selected

Operation Address of dest	Writing an 8-bit unit to address 0	Writing an 8-bit unit to address 1	Writing an 8-bit unit to address 2	Writing an 8-bit unit to address 3
Address 0	Transfer from LL	—	—	—
Address 1	—	Transfer from LL	—	—
Address 2	—	—	Transfer from LL	—
Address 3	—	—	—	Transfer from LL

Table 2.12 8-Bit Write Operations when Big Endian has been Selected

Operation Address of dest	Writing an 8-bit unit to address 0	Writing an 8-bit unit to address 1	Writing an 8-bit unit to address 2	Writing an 8-bit unit to address 3
Address 0	Transfer from LL	—	—	—
Address 1	—	Transfer from LL	—	—
Address 2	—	—	Transfer from LL	—
Address 3	—	—	—	Transfer from LL

2.5.2 Access to I/O Registers

The addresses of I/O registers are fixed, and this is regardless of whether the setting is for little endian or big endian. Accordingly, changes to the endian do not affect access to I/O registers. For the arrangements of I/O registers, refer to the descriptions of registers in the relevant sections.

2.5.3 Notes on Access to I/O Registers

Ensure that access to I/O registers is in accord with the following rules.

- With I/O registers for which a bus width of eight bits is indicated, use instructions having operands of the same width (eight bits). That is, access these registers by using instructions with `.B` as the size specifier (`.size`), or with `.B` or `.UB` as the size-extension specifier (`.memex`).
- With I/O registers for which a bus width of 16 bits is indicated, use instructions having operands of the same width (16 bits). That is, access these registers by using instructions with `.W` as the size specifier (`.size`), or with `.W` or `.UW` as the size-extension specifier (`.memex`).
- With I/O registers for which a bus width of 32 bits is indicated, use instructions having operands of the same width (32 bits). That is, access these registers by using instructions with `.L` as the size specifier (`.size`), or with `.L` size-extension specifier (`.memex`).

2.5.4 Data Arrangement

2.5.4.1 Data Arrangement in Registers

Figure 2.6 shows the relation between the sizes of registers and bit numbers.




Figure 2.6 Data Arrangement in Registers

2.5.4.2 Data Arrangement in Memory

Data in memory have three sizes: byte (8-bit), word (16-bit), and longword (32-bit). The data arrangement is selectable as little endian or big endian. Figure 2.7 shows the arrangement of data in memory.




Figure 2.7 Data Arrangement in Memory

2.5.5 Notes on the Allocation of Instruction Codes

The allocation of instruction codes to an external space where the endian differs from that of the chip is prohibited. If the instruction codes are allocated to the external space, they must be allocated to areas where the endian setting is the same as that for the chip.

2.6 Vector Table

There are two types of vector table: exception and interrupt. Each vector in the vector table consists of four bytes and specifies the address where the corresponding exception handling routine starts.

2.6.1 Exception Vector Table

In the exception vector table, the individual vectors for the privileged instruction exception, access exception, undefined instruction exception, single-precision floating-point exception, and non-maskable interrupt are allocated to the 124-byte area where the value indicated by the exception table register (EXTB) is used as the starting address (ExtBase). The reset vector is always allocated to FFFFFFFCh, regardless of the value of the exception vector table.

Figure 2.8 shows the exception vector table.




Figure 2.8 Exception Vector Table

2.6.2 Interrupt Vector Table

The address where the interrupt vector table is placed can be adjusted. The table is a 1,024-byte region that contains all vectors for unconditional traps and interrupts and starts at the address (IntBase) specified in the interrupt table register (INTB). Figure 2.9 shows the interrupt vector table.

Each vector in the interrupt vector table has a vector number from 0 to 255. Each of the INT instructions, which act as the sources of unconditional traps, is allocated to the vector that has the same number as is specified as the operand of the instruction itself (from 0 to 255). The BRK instruction is allocated to the vector with number 0. Furthermore, vector numbers (from 0 to 255) are allocated to interrupt requests in a fixed way for each product. For more on interrupt vector numbers, see section 14.3.1, Interrupt Vector Table.




Figure 2.9 Interrupt Vector Table

2.7 Operation of Instructions

2.7.1 Restrictions on RMPA and String-Manipulation Instructions

2.7.1.1 Transfer Size and Data Prefetching

The RMPA instruction and the string-manipulation instructions (SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions) transfer data in longword units to speed up the reading of data from and writing of data to the memory. If the last of the data to be processed is less than a longword, data transfer proceeds with the sizes described below:

- RMPA, SSTR, SUNTIL, and SWHILE instructions: Size specified by the size specifier
- SCMPU, SMOVB, SMOVF, and SMOVU instructions: Byte

Additionally, in the above processing, the RMPA instruction and the string-manipulation instructions other than the SSTR instruction (that is, the SCMPU, SMOVB, SMOVF, SMOVU, SUNTIL, and SWHILE instructions) prefetch data when reading data from the memory. Data is prefetched from the prefetching start position with three bytes as the upper limit. The prefetching start positions of each operation are shown below.

- RMPA instruction: The multiplicand address specified by R1, and the multiplier address specified by R2
- SCMPU instruction: The source address specified by R1 for comparison, and the destination address specified by R2 for comparison
- SUNTIL and SWHILE instructions: The destination address specified by R1 for comparison
- SMOVB, SMOVF, and SMOVU instructions: The source address specified by R2 for transfer

2.7.1.2 Access to the External Space

Although the external space has a per-area ending-switching facility (only for data), the allocation of data to be handled by RMPA or string-manipulation instructions (SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions) to an area where the endian differs from that of the chip is prohibited, and operation is not guaranteed if this restriction is not observed. If data to be handled by RMPA or string-manipulation instructions are allocated to the external space, they must be allocated to areas where the endian setting is the same as that for the chip.

2.7.1.3 Access to I/O Registers

The allocation of data to be handled by RMPA or string-manipulation instructions (SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions) to I/O registers is prohibited, and operation is not guaranteed if this restriction is not observed.

2.8 Numbers of Cycles

2.8.1 Instruction and Numbers of Cycles

Table 2.13 to Table 2.20 show the numbers of cycles in operation of each instruction. The listed numbers of cycles for access to memory are the numbers of cycles during no-wait access. The operands in the table below indicate the following meanings.

#IMM: Immediate

flag: bit, flag

Rs, Rs2, Rd, Rd2, Ri, Rb: General-purpose register

As, Ad: Accumulator

CR: Control register

dsp: displacement

pcdsp: displacement

Table 2.13 Numbers of Cycles for Arithmetic/logic Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
Arithmetic/logic instructions (register-register, immediate-register)	<ul style="list-style-type: none"> • {ABS, NEG, NOT} "Rd"/"Rs, Rd" • {ADC, MAX, MIN, ROTL, ROTR} "#IMM, Rd"/"Rs, Rd" • ADD "#IMM, Rd"/"Rs, Rd"/"#IMM, Rs, Rd"/"Rs, Rs2, Rd" • {AND, MUL, OR, SUB, XOR} "#IMM, Rd"/"Rs, Rd"/"Rs, Rs2, Rd" • {CMP, TST} "#IMM, Rs"/"Rs, Rs2" • NOP • {ROL, ROR, RORC, SAT} "Rd" • SBB "Rs, Rd" • {SHAR, SHLL, SHLR} "#IMM, Rd"/"Rs, Rd"/"#IMM, Rs, Rd" 	1
	• DIV "#IMM, Rd"/"Rs, Rd"	3 to 20*1
	• DIVU "#IMM, Rd"/"Rs, Rd"	2 to 18*1
	• {EMUL, EMULU} "#IMM, Rd"/"Rs, Rd"	2
	• SATR	3
Arithmetic/logic instructions (memory source operand)	<ul style="list-style-type: none"> • {ADC, ADD, AND, MAX, MIN, MUL, OR, SBB, SUB, XOR} "[Rs], Rd"/"dsp[Rs], Rd" • {CMP, TST} "[Rs], Rs2"/"dsp[Rs], Rs2" 	3
	• DIV "[Rs], Rd / dsp[Rs], Rd"	5 to 22*1
	• DIVU "[Rs], Rd / dsp[Rs], Rd"	4 to 20*1
	• {EMUL, EMULU} "[Rs], Rd"/"dsp[Rs], Rd"	4
	• RMPA.B	6+7×floor(n/4)+4×(n%4) n: Number of processing bytes*2
	• RMPA.W	6+5×floor(n/2)+4×(n%2) n: Number of processing words*2
	• RMPA.L	6+4n n: Number of processing longwords

Note 1. The numbers of cycles for the dividing instruction varies according to the divisor and dividend.

Note 2. floor (x): Max. integer that is smaller than x.

Table 2.14 Numbers of Cycles for Transfer Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
Transfer instructions (register-register, immediate-register)	<ul style="list-style-type: none"> • MOV "#IMM, Rd"/"Rs, Rd" • {MOVU, REVL, REWV} "Rs, Rd" • SCCnd "Rd" • {STNZ, STZ} "#IMM, Rd"/ "Rs, Rd" 	1
	<ul style="list-style-type: none"> • XCHG "Rs, Rd" 	2
Transfer instructions (load operation)	<ul style="list-style-type: none"> • {MOV, MOVU} "[Rs], Rd"/"dsp[Rs], Rd"/"[Rs+], Rd"/"[-Rs], Rd"/"[Ri, Rb], Rd" • MOVLi "[Rs], Rd" • POP "Rd" 	Throughput: 1 Latency: 2*1
	<ul style="list-style-type: none"> • POPC "CR" 	Throughput: 3 Latency: 4*1
	<ul style="list-style-type: none"> • POPM "Rd-Rd2" 	Throughput: n Latency: n+1 n: Number of registers*1, *2
Transfer instructions (store operation)	<ul style="list-style-type: none"> • MOV "Rs, [Rd]"/"Rs, dsp[Rd]"/"Rs, [Rd+]/"Rs, [-Rd]"/"Rs, [Ri, Rb]"/"#IMM, dsp[Rd]"/"#IMM, [Rd]" • PUSH "Rs" • PUSHC "CR" • SCCnd "[Rd]"/"dsp[Rd]" • MOVCO "Rs, [Rd]" 	1
	<ul style="list-style-type: none"> • PUSHM "Rs-Rs2" 	n n: Number of registers*3
Transfer instructions (memory-register)	<ul style="list-style-type: none"> • XCHG "[Rs], Rd"/"dsp[Rs], Rd" 	2
Transfer instructions (memory-memory)	<ul style="list-style-type: none"> • MOV "[Rs], [Rd]"/"dsp[Rs], [Rd]"/"[Rs], dsp[Rd]"/"dsp[Rs], dsp[Rd]" • PUSH "[Rs]"/"dsp[Rs]" 	3
Transfer instructions (bit field)	<ul style="list-style-type: none"> • {BFMOV, BFMOVZ} "#IMM, #IMM, #IMM, R, R" 	1

Note 1. When the load data is used by the subsequent instruction, the numbers of cycles described as "latency" is counted as the numbers of cycles for the memory load instruction. For the cycles other than the memory load instruction, the numbers of cycles described as "throughput" is counted.

Note 2. The POPM instruction is converted into multiple load operations. The processing is the same as the one for the load operations of the MOV instruction, where the operation is repeated for the number of specified registers.

Note 3. The PUSHM instruction is converted into multiple store operations. The processing is the same as the one for the store operations of the MOV instruction, where the operation is repeated for the number of specified registers.

Table 2.15 Numbers of Cycles for Bit Manipulation Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
Bit manipulation instructions (register)	<ul style="list-style-type: none"> • {BCLR, BNOT, BSET} "#IMM, Rd"/"Rs, Rd" • BMCnd "#IMM, Rd" • BTST "#IMM, Rs"/"Rs, Rs2" 	1
Bit manipulation instructions (memory source operand)	<ul style="list-style-type: none"> • {BCLR, BNOT, BSET} "#IMM, [Rd]"/"#IMM, dsp[Rd]"/"Rs, [Rd]"/"Rs, dsp[Rd]" • BMCnd "#IMM, [Rd]"/"#IMM, dsp[Rd]" • BTST "#IMM, [Rs]"/"#IMM, dsp[Rs]"/"Rs, [Rs2]"/"Rs, dsp[Rs2]" 	3

Table 2.16 Numbers of Cycles for Branch Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
Branch instructions	<ul style="list-style-type: none"> • BCnd "pcdsp" • {BRA, BSR} "pcdsp"/"Rs" • {JMP, JSR} "Rs" 	Branch taken: 3 Branch not taken: 1
	• RTE	6
	• RTFI	3
	• RTS	5
	• RTSD "#IMM"	5
	• RTSD "#IMM, Rd-Rd2"	Throughput: $n < 5?5:1+n$ Latency: $n < 4?5:2+n$ n: Number of registers*1

?: Conditional operator

Note 1. When the load data is used by the subsequent instruction, the numbers of cycles described as "latency" is counted as the numbers of cycles for the memory load instruction. For the cycles other than the memory load instruction, the numbers of cycles described as "throughput" is counted.

Table 2.17 Numbers of Cycles for Single-Precision Floating-Point Operation Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
Single-precision floating-point operation instructions (register-register, immediate-register)	• {FADD, FSUB} "#IMM, Rd"/"Rs, Rd"/"Rs, Rs2, Rd"	2
	• FCMP "#IMM, Rs"/"Rs, Rs2"	1
	• FDIV "#IMM, Rd"/"Rs, Rd"	16
	• FMUL "#IMM, Rd"/"Rs, Rd"/"Rs, Rs2, Rd"	2
	• FSQRT "Rs, Rd"	16
	• {FTOI, ROUND, ITOF} "Rs, Rd"	2
	• {FTOU, UTOF} "Rs, Rd"	2
Single-precision floating-point operation instructions (memory source operand)	• {FADD, FSUB} "[Rs], Rd"/"dsp[Rs], Rd"	4
	• FCMP "[Rs], Rs2"/"dsp[Rs], Rs2"	3
	• FDIV "[Rs], Rd"/"dsp[Rs], Rd"	18
	• FMUL "[Rs], Rd"/"dsp[Rs], Rd"	4
	• FSQRT "[Rs], Rd"/"dsp[Rs], Rd"	18
	• {FTOI, ROUND, ITOF} "[Rs], Rd"/"dsp[Rs], Rd"	4
	• {FTOU, UTOF} "[Rs], Rd"/"dsp[Rs], Rd"	4

Table 2.18 Numbers of Cycles for DSP Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
DSP instructions	<ul style="list-style-type: none"> • {EMULA, EMACA, EMSBA, MULLH, MULHI, MULLO, MACLH, MACHI, MACLO, MSBLH, MSBHI, MSBLO} "Rs, Rs2, Ad" • {MVFACHI, MVFACMI, MVFACLO, MVFACGU} "#IMM, As, Rd" • {MVTACHI, MVTACLO, MVTACGU} "Rs, Ad" • {RDACW, RDA CL, RACW, RACL} "#IMM, Ad" 	1

Table 2.19 Numbers of Cycles for String Manipulation Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
String manipulation instructions*1	• SCMPU	$2+4 \times \text{floor}(n/4)+4 \times (n\%4)$ n: Number of comparison bytes*2
	• SMOVB	$n > 3 ? 6 + 3 \times \text{floor}(n/4) + 3 \times (n\%4) : 2 + 3n$ n: Number of transfer bytes*2
	• SMOVF, SMOVU	$2 + 3 \times \text{floor}(n/4) + 3 \times (n\%4)$ n: Number of transfer bytes*2
	• SSTR.B	$2 + \text{floor}(n/4) + n\%4$ n: Number of transfer bytes*2
	• SSTR.W	$2 + \text{floor}(n/2) + n\%2$ n: Number of transfer words*2
	• SSTR.L	$2 + n$ n: Number of transfer longwords
	• SUNTIL.B, SWHILE.B	$3 + 3 \times \text{floor}(n/4) + 3 \times (n\%4)$ n: Number of comparison bytes*2
	• SUNTIL.W, SWHILE.W	$3 + 3 \times \text{floor}(n/2) + 3 \times (n\%2)$ n: Number of comparison words*2
	• SUNTIL.L, SWHILE.L	$3 + 3n$ n: Number of comparison longwords

?: Conditional operator

Note 1. Each of the SCMPU, SMOVU, SWHILE, and SUNTIL instructions ends the execution regardless of the specified cycles, if the end condition is satisfied during execution.

Note 2. floor (x): Max. integer that is smaller than x.

Table 2.20 Numbers of Cycles for System Manipulation Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
System manipulation instructions	• {CLRPSW, SETPSW}“flag” • MVTC “#IMM, CR”/“Rs, CR” • MVFC “CR, Rd” • MVTIPL “#IMM”	1
	• RTE	6
	• RTFI	3

2.8.2 Numbers of Cycles for Response to Interrupts

Table 2.21 lists numbers of cycles taken by processing for response to interrupts.

Table 2.21 Numbers of Cycles for Response to Interrupts

Type of Interrupt Request/Details of Processing	Fast Interrupt	Other Interrupts
ICU Judgment of priority order	2 cycles	
CPU Numbers of cycles from notification to acceptance of the interrupt request	N cycles (varies with the instruction being executed at the time the interrupt was received)	
CPU Pre-processing by hardware Saving the current PC and PSW values in RAM (or in control registers in the case of the fast interrupt) Reading of the vector Branching to the start of the exception handling routine	4 cycles	6 cycles

Times calculated from the values in Table 2.21 will be applicable when access to memory from the CPU is processed with no waiting. This MCU has a RAM that allows no-wait access and code flash memory incorporating a ROM Cache. Numbers of cycles for response to interrupts can be minimized by placing program code (and vectors) in code flash memory and the stack in RAM. Furthermore, place the addresses where the exception handling routine start on 8-byte boundaries.

For information on the numbers of cycles from notification to acceptance of the interrupt request, indicated by N in the table above, see Table 2.13 to Table 2.20.

The timing of interrupt acceptance depends on the execution state of the instruction. For more information on this, see section 13.3.1, Acceptance Timing and Saved PC Value.

3. Operating Modes

3.1 Operating Mode Types and Selection

There are two types of operating-mode selection: one is selected by the level of pins when a reset (RES# pin reset, power-on reset, or LVD0 reset) is released, and the other is selected by software after a reset is released.

Table 3.1 shows the relationship between levels on the mode-setting pins (MD and UB) when a reset is released and the operating mode selected at that time. For details on each of the operating modes, see section 3.3, Details of Operating Modes. Operation starts with the on-chip ROM (code flash memory and data flash memory) enabled and the external bus disabled, regardless of the mode in which operation started. Set the SYSCR0.EXBE bit to 1 (external bus enabled) to enable the external bus.

Table 3.1 Selection of Operating Modes by the Mode-Setting Pins when the Reset is Released

Mode-Setting Pin			SYSCR0 Initial State	
MD*1	UB*2	Operating Mode	ROME	EXBE
High	—	Single-chip mode	1 (On-chip ROM enabled)	0 (External bus disabled)
Low	Low	Boot mode (SCI interface)		
	High	Boot mode (USB interface)		
		User boot mode		
Low → High*3	Low	Boot mode (FINE interface)		

Note 1. Do not change the level on the MD pin while the MCU is operating.

Note 2. The P00 pin, which is multiplexed on the same pin as the UB pin function, can also be used as a general purpose I/O port or as an input or output pin for peripheral functions.

Note 3. Place the low level on this pin when the reset is released, and change it to the high level when a period of between 20 and 100 ms has elapsed.

Table 3.2 gives a list of the operating mode settings that can be made with system control register 0 (SYSCR0). For details on each of the operating modes, see section 3.3, Details of Operating Modes.

Table 3.2 Selection of Operating Modes by Register Setting

SYSCR0		
ROME	EXBE	Operating Mode
0 (On-chip ROM disabled)*1	0 (external bus disabled)	Single-chip mode, user boot mode
1 (On-chip ROM enabled)	0 (external bus disabled)	
0 (On-chip ROM disabled)*1	1 (external bus enabled)	On-chip ROM disabled extended mode
1 (On-chip ROM enabled)	1 (external bus enabled)	On-chip ROM enabled extended mode

Note 1. Once the ROME bit is set to 0, it cannot be reverted to 1.

The endian is selectable in single-chip mode and user boot mode. Endian is selected by the endian selection bits (MDE[2:0]) in the endian select register (MDE). Table 3.3 lists the correspondence between the setting and endian. For details on selection of endian, see section 7.2.5, Endian Select Register (MDE).

Table 3.3 Selection of Endian

Setting of the MDE[2:0] Bits	Selected Endian
000b	Big endian
111b	Little endian

3.2 Register Descriptions

3.2.1 Mode Monitor Register (MDMONR)

Address(es): 0008 0000h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	MD
Value after reset:	0	0	0	0	0	0	0	x	0	0	0	0	0	0	0	0/1*1

Bit	Symbol	Bit Name	Description	R/W
b0	MD	MD Pin Status Flag	0: The MD pin was low. 1: The MD pin was high.	R
b7 to b1	—	Reserved	These bits are read as 0.	R
b8	—	Reserved	The read value is undefined.	R
b15 to b9	—	Reserved	These bits are read as 0.	R

Note 1. This affects the level on the MD pin when the reset is released.

3.2.2 Mode Status Register (MDSR)

Address(es): 0008 0002h


	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	UBTS	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0/1*1	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 1.	R
b4 to b1	—	Reserved	These bits are read as 0.	R
b5	UBTS	User Boot Mode Startup Flag	0: Started with single-chip mode. 1: Started with user boot mode.	R
b15 to b6	—	Reserved	These bits are read as 0.	R

Note 1. Depends on the operating mode at startup.

3.2.3 System Control Register 0 (SYSCR0)

Address(es): 0008 0006h



Bit	Symbol	Bit Name	Description	R/W
b0	ROME	On-Chip ROM Enable	0: The on-chip ROM is disabled. 1: The on-chip ROM is enabled.	R/W
b1	EXBE	External Bus Enable	0: The external bus is disabled. 1: The external bus is enabled.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b8	KEY[7:0]	SYSCR0 Key Code	These bits control permission and prohibition of writing to the SYSCR0 register. To modify the SYSCR0 register, write 5Ah.	R/(W)*1

Note 1. Write data is not retained.

The SYSCR0 register controls enabling or disabling of the on-chip ROM and the external bus. Update it as a 16-bit unit. Values written to the lower two bits are only reflected when the value 5Ah is written to the upper eight bits.

ROME Bit (On-Chip ROM Enable)

The ROME bit enables or disables the on-chip ROM (code flash memory and data flash memory).

Once set to 0, it cannot be reverted to 1.

Do not set this bit to 0 if a program is being executed from the code flash memory. After writing 0 to this bit, be sure to disable the on-chip ROM by changing the ROME bit to 0 before proceeding with further processing.

EXBE Bit (External Bus Enable)

The EXBE bit enables or disables the external bus.

Do not write 0 to this bit while a program is running from an external address space. Write 0 to this bit after access to the external bus is completed. When the external address space is to be included in the transfer range of a bus master other than the CPU (the DMAC or DTC), set this bit after disabling operation of the corresponding bus master or masters. After writing to the EXBE bit, confirm that its value has actually changed before proceeding with further processing. When the EXBE bit is set to 1, the related I/O port settings must also be changed as required. For details, see section 21, Multi-Function Pin Controller (MPC).

KEY[7:0] Bit (SYSCR0 Key Code)

The KEY[7:0] bits control enabling or disabling of writing to the SYSCR0 register.

To modify the values of the ROME and EXBE bits, write 5Ah to the KEY[7:0] bits. Writing a value other than 5Ah to the KEY[7:0] bits prevents changing the values of the ROME and EXBE bits.

3.2.4 System Control Register 1 (SYSCR1)

Address(es): 0008 0008h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	ECCRA ME	—	—	—	—	—	RAME
Value after reset:	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	RAME	RAM Enable	0: The RAM is disabled. 1: The RAM is enabled.	R/W
b5 to b1	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b6	ECCRAME	ECCRAM Enable	0: The ECCRAM is disabled. 1: The ECCRAM is enabled.	R/W
b7	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

RAME Bit (RAM Enable)

The RAME bit enables or disables the RAM.

A 0 should not be written to this bit during access to the RAM. When accessing the RAM immediately after changing the RAME bit from 0 to 1, make sure that the RAME bit is 1 before the access.

Even when the RAME bit is set to 0, the RAM retains its value. However, the voltage must be maintained at no less than the specified RAM standby voltage (VRAM), which is stipulated in section 45, Electrical Characteristics.

ECCRAME Bit (ECCRAM Enable)

The ECCRAME bit enables or disables the ECCRAM.

A 0 should not be written to this bit during access to the ECCRAM. When accessing the ECCRAM immediately after changing the ECCRAME bit from 0 to 1, make sure that the ECCRAME bit is 1 before the access.

Even when the ECCRAME bit is set to 0, the ECCRAM retains its value. However, the voltage must be maintained at no less than the specified RAM standby voltage (VRAM), which is stipulated in section 45, Electrical Characteristics.

3.2.5 Voltage Level Setting Register (VOLSR)

Address(es): 0008 C295h

b7	b6	b5	b4	b3	b2	b1	b0
RICVLS	PGAVLS	—	—	—	USBVON	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b2	USBVON	USB Power Supply Control	0: USB is not used (Deep software standby mode included) 1: USB is used	R/W
b5 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	PGAVLS	PGA Operating Condition Setting	0: The AVCC voltage is at least 4.0 V, and the pseudo-differential inputs of the PGAs are enabled and negative voltages is to be input to the pins. 1: The AVCC voltage is lower than 4.0 V or negative voltages are not to be input to the pins.	R/W
b7	RICVLS	RIIC Operating Voltage Setting	0: VCC ≥ 4.5 V 1: VCC < 4.5 V	R/W

The VOLSR register specifies whether USB is to be used or not, conditions of using the PGAs, and the power-supply voltage when the RIIC is in use.

USBVON Bit (USB Power Supply Control)

The USBVON bit is to be set when using the USB. Set this bit to 1 before releasing the USB from the module-stop state. Set this bit to 0 before executing a WAIT instruction when placing the MCU into deep software standby mode. For products without USB, or when the USB is not to be used, retain the bit 0.

PGAVLS Bit (PGA Operating Condition Setting)

The PGAVLS bit protects the internal circuits against negative voltages when using the programmable gain amplifiers (PGAs) with pseudo-differential input. When this bit is 0, the internal circuits are protected against negative voltages. Retain the bit 0 when the AVCC voltage is 4.0 V or higher, and when the pseudo-differential inputs of the PGAs are to be enabled, and when negative voltages are to be input to the pins. When the AVCC voltage is below 4.0 V, or when negative voltages are not to be input to the pins, set this bit to 1 in the case of products without PGA pseudo-differential input.

Set this bit before releasing the A/D converter from the module-stop state.

If a transition to software standby or deep software standby mode is made while the value of the bit is left at 0, approximately 0.2 mA of leakage current flows through the analog power supply. To prevent such leakage current, be sure not to input negative voltages to pins P40 to P42, PH0, P44 to P46, and PH4, set this bit to 1, and then, execute the WAIT instruction.

RICVLS Bit (RIIC Operating Voltage Setting)

The RICVLS bit controls the slew rate for the RIIC. Set the bit according to the VCC voltage. Set this bit before releasing the RIIC from the module-stop state.

3.3 Details of Operating Modes

3.3.1 Single-Chip Mode

In single-chip mode, the external bus is disabled (SYSCR0.EXBE bit = 0) so that all I/O port pins are available for use as input or output port pins, inputs or outputs for peripheral functions, or as interrupt inputs.

If the high level is on the MD pin and the reset is released, the MCU starts in single-chip mode. The on-chip ROM is enabled (SYSCR0.ROME bit = 1) at this time. The on-chip ROM can be disabled by software (by clearing the SYSCR0.ROME bit to 0), but it cannot be re-enabled (by setting the SYSCR0.ROME bit to 1) once this is done. Setting the SYSCR0.EXBE bit to 1 (enabling the external bus) causes a transition to on-chip ROM enabled extended mode or to on-chip ROM disabled extended mode, making the external bus available.

3.3.2 On-Chip ROM Enabled Extended Mode

In this mode, the on-chip ROM is enabled (SYSCR0.ROME bit = 1) and the external bus extension is enabled (SYSCR0.EXBE bit = 1). This mode allows some I/O ports to be used as data bus input/output, address bus output, or bus control signal input/output. For details, see section 21, Multi-Function Pin Controller (MPC).

After the MCU has started up in single-chip mode, setting the SYSCR0.EXBE bit to 1 (external bus enabled) causes it to make the transition to on-chip ROM enabled extended mode.

Writing 0 to the SYSCR0.EXBE bit (external bus disabled) causes a transition to single-chip mode (on-chip ROM enabled).

Writing 0 to the SYSCR0.ROME bit (on-chip ROM disabled) causes a transition to on-chip ROM disabled extended mode.

3.3.3 On-Chip ROM Disabled Extended Mode

In this mode, the on-chip ROM is disabled (SYSCR0.ROME bit = 0) and the external bus extension is enabled (SYSCR0.EXBE bit = 1). This mode allows some I/O ports to be used as data bus input/output, address bus output, or bus control signal input/output. For details, see section 21, Multi-Function Pin Controller (MPC).

After the MCU has started up in single-chip mode, setting the SYSCR0.EXBE bit to 1 (external bus enabled) and setting the SYSCR0.ROME bit to 0 (on-chip ROM disabled) causes it to make the transition to on-chip ROM disabled extended mode.

In this mode, the on-chip ROM cannot be enabled by setting the SYSCR0.ROME bit to 1.

Writing 0 to the SYSCR0.EXBE bit (external bus disabled) causes a transition to single-chip mode (on-chip ROM disabled).

3.3.4 Boot Mode (SCI Interface)

In this mode, the on-chip flash memory writing program (boot program) stored in a dedicated area of the MCU operates. The on-chip ROM (code flash memory and data flash memory) can be modified from outside the MCU by using a universal asynchronous receiver/transmitter (SCI1). For details, see section 44, Flash Memory (FLASH).

The MCU starts up in boot mode if the low level is on both the MD and UB pins, and the reset is released.

3.3.5 Boot Mode (USB Interface)

In this mode, the on-chip flash memory writing program (boot program) stored in a dedicated area of the MCU operates. The on-chip ROM (code flash memory and data flash memory) can be modified from outside the MCU by using the USB. For details, see section 44, Flash Memory (FLASH).

The MCU starts up in boot mode (USB interface) if the low level is on the MD pin and the high level is on the UB pin, and the reset is released while UB code A is FFFF FFFFh, FFFF FFFFh.

3.3.6 Boot Mode (FINE Interface)

In this mode, the on-chip flash memory writing program (boot program) stored in a dedicated area of the MCU operates. The on-chip ROM (code flash memory and data flash memory) can be modified from outside the MCU by using the FINE. For details, see section 44, Flash Memory (FLASH).

After the reset is released while the low level is on both the MD and UB pins, change the MD pin to high level when a period of between 20 and 100 ms has elapsed, then the MCU starts up in boot mode (FINE interface).

3.3.7 User Boot Mode

In user boot mode, an on-chip flash memory modifying program (user boot program) created by the user operates. After a reset is released, the MCU starts up in a state equivalent to single-chip mode.

After programming the prescribed values for UB code A and the UB code B, the MCU starts up in user boot mode if the low level is on the MD pin and the high level is on the UB pin, then the reset is released. In user boot mode, the reset vector is fetched from address FF7F FFFCh. For UB code A and UB code B, see section 7, Option-Setting Memory (OFSM).

After the MCU has started up in user boot mode, setting the SYSCR0.EXBE bit to 1 (external bus enabled) causes it to make the transition to on-chip ROM enabled extended mode.

Note: In user boot mode, do not make a transition to software standby mode or deep software standby mode.

Note: The setting in the OFS0/OFS1 registers is ineffective in user boot mode, and the value becomes FFFF FFFFh.

3.4 Transitions of Operating Modes

3.4.1 Operating Mode Transitions Determined by the Mode-Setting Pins

Figure 3.1 shows operating mode transitions determined by the settings of the MD pin and the UB pin.




Figure 3.1 Mode-Setting Pin Level and Operating Mode

3.4.2 Operating Mode Transitions According to Register Setting

Figure 3.2 shows operating mode transitions according to the setting of the ROME and EXBE bits in SYSCR0.




Figure 3.2 Setting of SYSCR0.ROME and EXBE Bits and Operating Modes

4. Address Space

4.1 Address Space

This MCU has a 4-Gbyte address space, consisting of the range of addresses from 0000 0000h to FFFF FFFFh. Figure 4.1 shows the memory maps in the respective operating modes. Accessible areas will differ according to the operating mode and states of control bits.




Figure 4.1 Memory Map in Each Operating Mode

4.2 External Address Space

The external address space is divided into four CS areas (CS0 to CS3), each corresponding to the CSn# signal output from a CSn# (n = 0 to 3) pin.

Figure 4.2 shows the address ranges corresponding to the individual CS areas (CS0 to CS3) in on-chip ROM disabled extended mode.




Figure 4.2 Correspondence between External Address Spaces and CS Areas (In On-Chip ROM Disabled Extended Mode)

5. I/O Registers

This section gives information on the on-chip I/O register addresses. The information is given as shown below. Notes on writing to registers are also given at the end.

(1) I/O register addresses (address order)

- Registers are listed from the lower allocation addresses.
- Registers are classified according to module symbols.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- Among the internal I/O register area, addresses not listed in the list of registers are reserved. Reserved addresses must not be accessed. Do not access these addresses; otherwise, the operation when accessing these bits and subsequent operations cannot be guaranteed.

(2) Notes on writing to I/O registers

When writing to an I/O register, the CPU starts executing the subsequent instruction before completing I/O register write. This may cause the subsequent instruction to be executed before the post-update I/O register value is reflected on the operation.

As described in the following examples, special care is required for the cases in which the subsequent instruction must be executed after the post-update I/O register value is actually reflected.

[Examples of cases requiring special care]

- The subsequent instruction must be executed while an interrupt request is disabled with the IENj bit in IERN of the ICU (interrupt request enable bit) set to 0.
- A WAIT instruction is executed immediately after the preprocessing for causing a transition to the low power consumption state.

In the above cases, after writing to an I/O register, wait until the write operation is completed using the following procedure and then execute the subsequent instruction.

- Write to an I/O register.
- Read the value from the I/O register to a general register.
- Execute the operation using the value read.
- Execute the subsequent instruction.

[Instruction examples]

- Byte-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.B #SFR_DATA, [R1]
CMP [R1].UB, R1
;; Next process
```

- Word-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.W #SFR_DATA, [R1]
CMP [R1].W, R1
;; Next process
```


- Longword-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.L #SFR_DATA, [R1]
CMP [R1].L, R1
;; Next process
```

If multiple registers are written to and a subsequent instruction should be executed after the write operations are entirely completed, only read the I/O register that was last written to and execute the operation using the value; it is not necessary to read or execute operation for all the registers that were written to.

(3) Number of Access Cycles to I/O Registers

For the number of I/O register access cycles, refer to Table 5.1, List of I/O Registers (Address Order).

The number of access cycles to I/O registers is obtained by following equation.*1

Number of access cycles to I/O registers = Number of bus cycles for internal main bus 1 +
 Number of divided clock synchronization cycles +
 Number of bus cycles for internal peripheral busses 1 to 6

The number of bus cycles of internal peripheral bus 1 to 6 differs according to the register to be accessed. When peripheral functions connected to internal peripheral bus 2 to 6 or registers for the external bus control unit (except for bus error related registers) are accessed, the number of divided clock synchronization cycles is added.

The number of divided clock synchronization cycles differs depending on the frequency ratio between ICLK and PCLK (or FCLK, BCLK) or bus access timing.

In the peripheral function unit, when the frequency ratio of ICLK is equal to or greater than that of PCLK (or FCLK), the sum of the number of bus cycles for internal main bus 1 and the number of the divided clock synchronization cycles will be one cycle of PCLK (or FCLK) at a maximum. Therefore, one PCLK (or FCLK) has been added to the number of access states shown in Table 5.1.

When the frequency ratio of ICLK is lower than that of PCLK (or FCLK), the subsequent bus access is started from the ICLK cycle following the completion of the access to the peripheral functions. Therefore, the access cycles are described on an ICLK basis.

In the external bus control unit, the sum of the number of bus cycles for internal main bus 1 and the number of divided clock synchronization cycles will be one cycle of BCLK at a maximum. Therefore, one BCLK is added to the number of access cycles shown in Table 5.1.

Note 1. This applies to the number of cycles when the access from the CPU does not conflict with the instruction fetching to the external memory or bus access from the different bus master (DMAC or DTC).

(4) Notes on Sleep Mode and Mode Transitions

During sleep mode or mode transitions, do not write to the registers related to system control (indicated by 'SYSTEM' in the Module Symbol column in Table 5.1, List of I/O Registers (Address Order)).

(5) Restrictions in Relation to RMPA and String-Manipulation Instructions

The allocation of data to be handled by RMPA or string-manipulation instructions to I/O registers is prohibited, and operation is not guaranteed if this restriction is not observed.

5.1 I/O Register Addresses (Address Order)

Table 5.1 List of I/O Registers (Address Order) (1 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 0000h	SYSTEM	Mode Monitor Register	MDMONR	16	16	3	ICLK	section 3
0008 0002h	SYSTEM	Mode Status Register	MDSR	16	16	3	ICLK	section 3
0008 0006h	SYSTEM	System Control Register 0	SYSCR0	16	16	3	ICLK	section 3
0008 0008h	SYSTEM	System Control Register 1	SYSCR1	16	16	3	ICLK	section 3
0008 000Ch	SYSTEM	Standby Control Register	SBYCR	16	16	3	ICLK	section 11
0008 0010h	SYSTEM	Module Stop Control Register A	MSTPCRA	32	32	3	ICLK	section 11
0008 0014h	SYSTEM	Module Stop Control Register B	MSTPCRB	32	32	3	ICLK	section 11
0008 0018h	SYSTEM	Module Stop Control Register C	MSTPCRC	32	32	3	ICLK	section 11
0008 001Ch	SYSTEM	Module Stop Control Register D	MSTPCRD	32	32	3	ICLK	section 11
0008 0020h	SYSTEM	System Clock Control Register	SCKCR	32	32	3	ICLK	section 9
0008 0024h	SYSTEM	System Clock Control Register 2	SCKCR2	16	16	3	ICLK	section 9
0008 0026h	SYSTEM	System Clock Control Register 3	SCKCR3	16	16	3	ICLK	section 9
0008 0028h	SYSTEM	PLL Control Register	PLLCR	16	16	3	ICLK	section 9
0008 002Ah	SYSTEM	PLL Control Register 2	PLLCR2	8	8	3	ICLK	section 9
0008 0030h	SYSTEM	External Bus Clock Control Register	BCKCR	8	8	3	ICLK	section 9
0008 0032h	SYSTEM	Main Clock Oscillator Control Register	MOSCCR	8	8	3	ICLK	section 9
0008 0034h	SYSTEM	Low-Speed On-Chip Oscillator Control Register	LOCOCR	8	8	3	ICLK	section 9
0008 0035h	SYSTEM	IWDT-Dedicated On-Chip Oscillator Control Register	ILOCOCR	8	8	3	ICLK	section 9
0008 0036h	SYSTEM	High-Speed On-Chip Oscillator Control Register	HOCOCR	8	8	3	ICLK	section 9
0008 0037h	SYSTEM	High-Speed On-Chip Oscillator Control Register 2	HOCOCR2	8	8	3	ICLK	section 9
0008 003Ch	SYSTEM	Oscillation Stabilization Flag Register	OSCOVFSR	8	8	3	ICLK	section 9
0008 0040h	SYSTEM	Oscillation Stop Detection Control Register	OSTDCR	8	8	3	ICLK	section 9
0008 0041h	SYSTEM	Oscillation Stop Detection Status Register	OSTDSR	8	8	3	ICLK	section 9
0008 00A1h	SYSTEM	Sleep Mode Return Clock Source Switching Register	RSTCKCR	8	8	3	ICLK	section 11
0008 00A2h	SYSTEM	Main Clock Oscillator Wait Control Register	MOSCWTCR	8	8	3	ICLK	section 9
0008 00C0h	SYSTEM	Reset Status Register 2	RSTSR2	8	8	3	ICLK	section 6
0008 00C2h	SYSTEM	Software Reset Register	SWRR	16	16	3	ICLK	section 6
0008 00E0h	SYSTEM	Voltage Monitoring 1 Circuit Control Register 1	LVD1CR1	8	8	3	ICLK	section 8
0008 00E1h	SYSTEM	Voltage Monitoring 1 Circuit Status Register	LVD1SR	8	8	3	ICLK	section 8
0008 00E2h	SYSTEM	Voltage Monitoring 2 Circuit Control Register 1	LVD2CR1	8	8	3	ICLK	section 8
0008 00E3h	SYSTEM	Voltage Monitoring 2 Circuit Status Register	LVD2SR	8	8	3	ICLK	section 8
0008 03FEh	SYSTEM	Protect Register	PRCR	16	16	3	ICLK	section 12
0008 1000h	FLASH	ROM Cache Enable Register	ROMCE	16	16	2	ICLK	section 44
0008 1004h	FLASH	ROM Cache Invalidate Register	ROMCIV	16	16	2	ICLK	section 44
0008 101Ch	SYSTEM	Memory Wait Cycle Setting Register	MEMWAIT	8	8	2	ICLK	section 9
0008 1040h	FLASH	Non-Cacheable Area 0 Address Register	NCRG0	32	32	2	ICLK	section 44
0008 1044h	FLASH	Non-Cacheable Area 0 Setting Register	NCRC0	32	32	2	ICLK	section 44
0008 1048h	FLASH	Non-Cacheable Area 1 Address Register	NCRG1	32	32	2	ICLK	section 44
0008 104Ch	FLASH	Non-Cacheable Area 1 Setting Register	NCRC1	32	32	2	ICLK	section 44
0008 1200h	RAM	RAM Operating Mode Control Register	RAMMODE	8	8	2	ICLK	section 43
0008 1201h	RAM	RAM Error Status Register	RAMSTS	8	8	2	ICLK	section 43
0008 1204h	RAM	RAM Protection Register	RAMPSCR	8	8	2	ICLK	section 43
0008 1208h	RAM	RAM Error Address Capture Register	RAMECAD	32	32	2	ICLK	section 43
0008 12C0h	RAM	ECCRAM Operating Mode Control Register	ECCRAMMODE	8	8	2	ICLK	section 43
0008 12C1h	RAM	ECCRAM 2-Bit Error Status Register	ECCRAM2STS	8	8	2	ICLK	section 43

Table 5.1 List of I/O Registers (Address Order) (2 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK \geq PCLK	ICLK $<$ PCLK	
0008 12C2h	RAM	ECCRAM 1-Bit Error Information Update Enable Register	ECCRAM1ST SEN	8	8	2 ICLK		section 43
0008 12C3h	RAM	ECCRAM 1-Bit Error Status Register	ECCRAM1STS	8	8	2 ICLK		section 43
0008 12C4h	RAM	ECCRAM Protection Register	ECCRAMPRCR	8	8	2 ICLK		section 43
0008 12C8h	RAM	ECCRAM 2-Bit Error Address Capture Register	ECCRAM2ECAD	32	32	2 ICLK		section 43
0008 12CC h	RAM	ECCRAM 1-Bit Error Address Capture Register	ECCRAM1ECAD	32	32	2 ICLK		section 43
0008 12D0h	RAM	ECCRAM Protection Register 2	ECCRAMPRCR2	8	8	2 ICLK		section 43
0008 12D4h	RAM	ECCRAM Test Control Register	ECCRAMETS	8	8	2 ICLK		section 43
0008 1300h	BSC	Bus Error Status Clear Register	BERCLR	8	8	2 ICLK		section 15
0008 1304h	BSC	Bus Error Monitoring Enable Register	BEREN	8	8	2 ICLK		section 15
0008 1308h	BSC	Bus Error Status Register 1	BERSR1	8	8	2 ICLK		section 15
0008 130Ah	BSC	Bus Error Status Register 2	BERSR2	16	16	2 ICLK		section 15
0008 1310h	BSC	Bus Priority Control Register	BUSPRI	16	16	2 ICLK		section 15
0008 2000h	DMAC0	DMA Source Address Register	DMSAR	32	32	2 ICLK		section 17
0008 2004h	DMAC0	DMA Destination Address Register	DMDAR	32	32	2 ICLK		section 17
0008 2008h	DMAC0	DMA Transfer Count Register	DMCRA	32	32	2 ICLK		section 17
0008 200Ch	DMAC0	DMA Block Transfer Count Register	DMCRB	16	16	2 ICLK		section 17
0008 2010h	DMAC0	DMA Transfer Mode Register	DMTMD	16	16	2 ICLK		section 17
0008 2013h	DMAC0	DMA Interrupt Setting Register	DMINT	8	8	2 ICLK		section 17
0008 2014h	DMAC0	DMA Address Mode Register	DMAMD	16	16	2 ICLK		section 17
0008 2018h	DMAC0	DMA Offset Register	DMOFR	32	32	2 ICLK		section 17
0008 201Ch	DMAC0	DMA Transfer Enable Register	DMCNT	8	8	2 ICLK		section 17
0008 201Dh	DMAC0	DMA Software Start Register	DMREQ	8	8	2 ICLK		section 17
0008 201Eh	DMAC0	DMA Status Register	DMSTS	8	8	2 ICLK		section 17
0008 201Fh	DMAC0	DMA Request Source Flag Control Register	DMCSL	8	8	2 ICLK		section 17
0008 2040h	DMAC1	DMA Source Address Register	DMSAR	32	32	2 ICLK		section 17
0008 2044h	DMAC1	DMA Destination Address Register	DMDAR	32	32	2 ICLK		section 17
0008 2048h	DMAC1	DMA Transfer Count Register	DMCRA	32	32	2 ICLK		section 17
0008 204Ch	DMAC1	DMA Block Transfer Count Register	DMCRB	16	16	2 ICLK		section 17
0008 2050h	DMAC1	DMA Transfer Mode Register	DMTMD	16	16	2 ICLK		section 17
0008 2053h	DMAC1	DMA Interrupt Setting Register	DMINT	8	8	2 ICLK		section 17
0008 2054h	DMAC1	DMA Address Mode Register	DMAMD	16	16	2 ICLK		section 17
0008 205Ch	DMAC1	DMA Transfer Enable Register	DMCNT	8	8	2 ICLK		section 17
0008 205Dh	DMAC1	DMA Software Start Register	DMREQ	8	8	2 ICLK		section 17
0008 205Eh	DMAC1	DMA Status Register	DMSTS	8	8	2 ICLK		section 17
0008 205Fh	DMAC1	DMA Request Source Flag Control Register	DMCSL	8	8	2 ICLK		section 17
0008 2080h	DMAC2	DMA Source Address Register	DMSAR	32	32	2 ICLK		section 17
0008 2084h	DMAC2	DMA Destination Address Register	DMDAR	32	32	2 ICLK		section 17
0008 2088h	DMAC2	DMA Transfer Count Register	DMCRA	32	32	2 ICLK		section 17
0008 208Ch	DMAC2	DMA Block Transfer Count Register	DMCRB	16	16	2 ICLK		section 17
0008 2090h	DMAC2	DMA Transfer Mode Register	DMTMD	16	16	2 ICLK		section 17
0008 2093h	DMAC2	DMA Interrupt Setting Register	DMINT	8	8	2 ICLK		section 17
0008 2094h	DMAC2	DMA Address Mode Register	DMAMD	16	16	2 ICLK		section 17
0008 209Ch	DMAC2	DMA Transfer Enable Register	DMCNT	8	8	2 ICLK		section 17
0008 209Dh	DMAC2	DMA Software Start Register	DMREQ	8	8	2 ICLK		section 17
0008 209Eh	DMAC2	DMA Status Register	DMSTS	8	8	2 ICLK		section 17
0008 209Fh	DMAC2	DMA Request Source Flag Control Register	DMCSL	8	8	2 ICLK		section 17

Table 5.1 List of I/O Registers (Address Order) (3 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 20C0h	DMAC3	DMA Source Address Register	DMSAR	32	32	2	ICLK	section 17
0008 20C4h	DMAC3	DMA Destination Address Register	DMDAR	32	32	2	ICLK	section 17
0008 20C8h	DMAC3	DMA Transfer Count Register	DMCRA	32	32	2	ICLK	section 17
0008 20CCh	DMAC3	DMA Block Transfer Count Register	DMCRB	16	16	2	ICLK	section 17
0008 20D0h	DMAC3	DMA Transfer Mode Register	DMTMD	16	16	2	ICLK	section 17
0008 20D3h	DMAC3	DMA Interrupt Setting Register	DMINT	8	8	2	ICLK	section 17
0008 20D4h	DMAC3	DMA Address Mode Register	DMAMD	16	16	2	ICLK	section 17
0008 20DCh	DMAC3	DMA Transfer Enable Register	DMCNT	8	8	2	ICLK	section 17
0008 20DDh	DMAC3	DMA Software Start Register	DMREQ	8	8	2	ICLK	section 17
0008 20DEh	DMAC3	DMA Status Register	DMSTS	8	8	2	ICLK	section 17
0008 20DFh	DMAC3	DMA Request Source Flag Control Register	DMCSL	8	8	2	ICLK	section 17
0008 2100h	DMAC4	DMA Source Address Register	DMSAR	32	32	2	ICLK	section 17
0008 2104h	DMAC4	DMA Destination Address Register	DMDAR	32	32	2	ICLK	section 17
0008 2108h	DMAC4	DMA Transfer Count Register	DMCRA	32	32	2	ICLK	section 17
0008 210Ch	DMAC4	DMA Block Transfer Count Register	DMCRB	16	16	2	ICLK	section 17
0008 2110h	DMAC4	DMA Transfer Mode Register	DMTMD	16	16	2	ICLK	section 17
0008 2113h	DMAC4	DMA Interrupt Setting Register	DMINT	8	8	2	ICLK	section 17
0008 2114h	DMAC4	DMA Address Mode Register	DMAMD	16	16	2	ICLK	section 17
0008 211Ch	DMAC4	DMA Transfer Enable Register	DMCNT	8	8	2	ICLK	section 17
0008 211Dh	DMAC4	DMA Software Start Register	DMREQ	8	8	2	ICLK	section 17
0008 211Eh	DMAC4	DMA Status Register	DMSTS	8	8	2	ICLK	section 17
0008 211Fh	DMAC4	DMA Request Source Flag Control Register	DMCSL	8	8	2	ICLK	section 17
0008 2140h	DMAC5	DMA Source Address Register	DMSAR	32	32	2	ICLK	section 17
0008 2144h	DMAC5	DMA Destination Address Register	DMDAR	32	32	2	ICLK	section 17
0008 2148h	DMAC5	DMA Transfer Count Register	DMCRA	32	32	2	ICLK	section 17
0008 214Ch	DMAC5	DMA Block Transfer Count Register	DMCRB	16	16	2	ICLK	section 17
0008 2150h	DMAC5	DMA Transfer Mode Register	DMTMD	16	16	2	ICLK	section 17
0008 2153h	DMAC5	DMA Interrupt Setting Register	DMINT	8	8	2	ICLK	section 17
0008 2154h	DMAC5	DMA Address Mode Register	DMAMD	16	16	2	ICLK	section 17
0008 215Ch	DMAC5	DMA Transfer Enable Register	DMCNT	8	8	2	ICLK	section 17
0008 215Dh	DMAC5	DMA Software Start Register	DMREQ	8	8	2	ICLK	section 17
0008 215Eh	DMAC5	DMA Status Register	DMSTS	8	8	2	ICLK	section 17
0008 215Fh	DMAC5	DMA Request Source Flag Control Register	DMCSL	8	8	2	ICLK	section 17
0008 2180h	DMAC6	DMA Source Address Register	DMSAR	32	32	2	ICLK	section 17
0008 2184h	DMAC6	DMA Destination Address Register	DMDAR	32	32	2	ICLK	section 17
0008 2188h	DMAC6	DMA Transfer Count Register	DMCRA	32	32	2	ICLK	section 17
0008 218Ch	DMAC6	DMA Block Transfer Count Register	DMCRB	16	16	2	ICLK	section 17
0008 2190h	DMAC6	DMA Transfer Mode Register	DMTMD	16	16	2	ICLK	section 17
0008 2193h	DMAC6	DMA Interrupt Setting Register	DMINT	8	8	2	ICLK	section 17
0008 2194h	DMAC6	DMA Address Mode Register	DMAMD	16	16	2	ICLK	section 17
0008 219Ch	DMAC6	DMA Transfer Enable Register	DMCNT	8	8	2	ICLK	section 17
0008 219Dh	DMAC6	DMA Software Start Register	DMREQ	8	8	2	ICLK	section 17
0008 219Eh	DMAC6	DMA Status Register	DMSTS	8	8	2	ICLK	section 17
0008 219Fh	DMAC6	DMA Request Source Flag Control Register	DMCSL	8	8	2	ICLK	section 17
0008 21C0h	DMAC7	DMA Source Address Register	DMSAR	32	32	2	ICLK	section 17
0008 21C4h	DMAC7	DMA Destination Address Register	DMDAR	32	32	2	ICLK	section 17
0008 21C8h	DMAC7	DMA Transfer Count Register	DMCRA	32	32	2	ICLK	section 17
0008 21CCh	DMAC7	DMA Block Transfer Count Register	DMCRB	16	16	2	ICLK	section 17
0008 21D0h	DMAC7	DMA Transfer Mode Register	DMTMD	16	16	2	ICLK	section 17
0008 21D3h	DMAC7	DMA Interrupt Setting Register	DMINT	8	8	2	ICLK	section 17

Table 5.1 List of I/O Registers (Address Order) (4 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK \geq PCLK	ICLK $<$ PCLK	
0008 21D4h	DMAC7	DMA Address Mode Register	DMAMD	16	16	2	ICLK	section 17
0008 21DCh	DMAC7	DMA Transfer Enable Register	DMCNT	8	8	2	ICLK	section 17
0008 21DDh	DMAC7	DMA Software Start Register	DMREQ	8	8	2	ICLK	section 17
0008 21DEh	DMAC7	DMA Status Register	DMSTS	8	8	2	ICLK	section 17
0008 21DFh	DMAC7	DMA Request Source Flag Control Register	DMCSL	8	8	2	ICLK	section 17
0008 2200h	DMAC	DMAC Module Start Register	DMAST	8	8	2	ICLK	section 17
0008 2204h	DMAC	DMAC74 Interrupt Status Monitor Register	DMIST	8	8	2	ICLK	section 17
0008 2400h	DTC	DTC Control Register	DTCCR	8	8	2	ICLK	section 18
0008 2404h	DTC	DTC Vector Base Register	DTCVBR	32	32	2	ICLK	section 18
0008 2408h	DTC	DTC Address Mode Register	DTCADMOD	8	8	2	ICLK	section 18
0008 240Ch	DTC	DTC Module Start Register	DTCST	8	8	2	ICLK	section 18
0008 240Eh	DTC	DTC Status Register	DTCSTS	16	16	2	ICLK	section 18
0008 3002h	BSC	CS0 Mode Register	CS0MOD	16	16	1, 2	BCLK	section 15
0008 3004h	BSC	CS0 Wait Control Register 1	CS0WCR1	32	32	1, 2	BCLK	section 15
0008 3008h	BSC	CS0 Wait Control Register 2	CS0WCR2	32	32	1, 2	BCLK	section 15
0008 3012h	BSC	CS1 Mode Register	CS1MOD	16	16	1, 2	BCLK	section 15
0008 3014h	BSC	CS1 Wait Control Register 1	CS1WCR1	32	32	1, 2	BCLK	section 15
0008 3018h	BSC	CS1 Wait Control Register 2	CS1WCR2	32	32	1, 2	BCLK	section 15
0008 3022h	BSC	CS2 Mode Register	CS2MOD	16	16	1, 2	BCLK	section 15
0008 3024h	BSC	CS2 Wait Control Register 1	CS2WCR1	32	32	1, 2	BCLK	section 15
0008 3028h	BSC	CS2 Wait Control Register 2	CS2WCR2	32	32	1, 2	BCLK	section 15
0008 3032h	BSC	CS3 Mode Register	CS3MOD	16	16	1, 2	BCLK	section 15
0008 3034h	BSC	CS3 Wait Control Register 1	CS3WCR1	32	32	1, 2	BCLK	section 15
0008 3038h	BSC	CS3 Wait Control Register 2	CS3WCR2	32	32	1, 2	BCLK	section 15
0008 3802h	BSC	CS0 Control Register	CS0CR	16	16	1, 2	BCLK	section 15
0008 380Ah	BSC	CS0 Recovery Cycle Register	CS0REC	16	16	1, 2	BCLK	section 15
0008 3812h	BSC	CS1 Control Register	CS1CR	16	16	1, 2	BCLK	section 15
0008 381Ah	BSC	CS1 Recovery Cycle Register	CS1REC	16	16	1, 2	BCLK	section 15
0008 3822h	BSC	CS2 Control Register	CS2CR	16	16	1, 2	BCLK	section 15
0008 382Ah	BSC	CS2 Recovery Cycle Register	CS2REC	16	16	1, 2	BCLK	section 15
0008 3832h	BSC	CS3 Control Register	CS3CR	16	16	1, 2	BCLK	section 15
0008 383Ah	BSC	CS3 Recovery Cycle Register	CS3REC	16	16	1, 2	BCLK	section 15
0008 3880h	BSC	CS Recovery Cycle Insertion Enable Register	CSRECEN	16	16	1, 2	BCLK	section 15
0008 6400h	MPU	Region-0 Start Page Number Register	RSPAGE0	32	32	1	ICLK	section 16
0008 6404h	MPU	Region-0 End Page Number Register	REPAGE0	32	32	1	ICLK	section 16
0008 6408h	MPU	Region-1 Start Page Number Register	RSPAGE1	32	32	1	ICLK	section 16
0008 640Ch	MPU	Region-1 End Page Number Register	REPAGE1	32	32	1	ICLK	section 16
0008 6410h	MPU	Region-2 Start Page Number Register	RSPAGE2	32	32	1	ICLK	section 16
0008 6414h	MPU	Region-2 End Page Number Register	REPAGE2	32	32	1	ICLK	section 16
0008 6418h	MPU	Region-3 Start Page Number Register	RSPAGE3	32	32	1	ICLK	section 16
0008 641Ch	MPU	Region-3 End Page Number Register	REPAGE3	32	32	1	ICLK	section 16
0008 6420h	MPU	Region-4 Start Page Number Register	RSPAGE4	32	32	1	ICLK	section 16
0008 6424h	MPU	Region-4 End Page Number Register	REPAGE4	32	32	1	ICLK	section 16
0008 6428h	MPU	Region-5 Start Page Number Register	RSPAGE5	32	32	1	ICLK	section 16
0008 642Ch	MPU	Region-5 End Page Number Register	REPAGE5	32	32	1	ICLK	section 16
0008 6430h	MPU	Region-6 Start Page Number Register	RSPAGE6	32	32	1	ICLK	section 16
0008 6434h	MPU	Region-6 End Page Number Register	REPAGE6	32	32	1	ICLK	section 16
0008 6438h	MPU	Region-7 Start Page Number Register	RSPAGE7	32	32	1	ICLK	section 16
0008 643Ch	MPU	Region-7 End Page Number Register	REPAGE7	32	32	1	ICLK	section 16
0008 6500h	MPU	Memory-Protection Enable Register	MPEN	32	32	1	ICLK	section 16

Table 5.1 List of I/O Registers (Address Order) (5 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 6504h	MPU	Background Access Control Register	MPBAC	32	32	1 ICLK		section 16
0008 6508h	MPU	Memory-Protection Error Status-Clearing Register	MPECLR	32	32	1 ICLK		section 16
0008 650Ch	MPU	Memory-Protection Error Status Register	MPESTS	32	32	1 ICLK		section 16
0008 6514h	MPU	Data Memory-Protection Error Address Register	MPDEA	32	32	1 ICLK		section 16
0008 6520h	MPU	Region Search Address Register	MPSA	32	32	1 ICLK		section 16
0008 6524h	MPU	Region Search Operation Register	MPOPS	16	16	1 ICLK		section 16
0008 6526h	MPU	Region Invalidation Operation Register	MPOPI	16	16	1 ICLK		section 16
0008 6528h	MPU	Instruction-Hit Region Register	MHITI	32	32	1 ICLK		section 16
0008 652Ch	MPU	Data-Hit Region Register	MHITD	32	32	1 ICLK		section 16
0008 7010h to 0008 70FFh	ICU	Interrupt Request Register 016 to Interrupt Request Register 255	IR016 to IR255	8	8	2 ICLK		section 14
0008 711Ah to 0008 71FFh	ICU	DTC Transfer Request Enable Register 026 to DTC Transfer Request Enable Register 255	DTCER026 to DTCER255	8	8	2 ICLK		section 14
0008 7202h to 0008 721Fh	ICU	Interrupt Request Enable Register 02 to Interrupt Request Enable Register 1F	IER02 to IER1F	8	8	2 ICLK		section 14
0008 72E0h	ICU	Software Interrupt Generation Register	SWINTR	8	8	2 ICLK		section 14
0008 72E1h	ICU	Software Interrupt 2 Generation Register	SWINT2R	8	8	2 ICLK		section 14
0008 72F0h	ICU	Fast Interrupt Set Register	FIR	16	16	2 ICLK		section 14
0008 7300h to 0008 73FFh	ICU	Interrupt Source Priority Register 000 to Interrupt Source Priority Register 255	IPR000 to IPR255	8	8	2 ICLK		section 14
0008 7400h	ICU	DMAC Trigger Select Register 0	DMRSR0	8	8	2 ICLK		section 14
0008 7404h	ICU	DMAC Trigger Select Register 1	DMRSR1	8	8	2 ICLK		section 14
0008 7408h	ICU	DMAC Trigger Select Register 2	DMRSR2	8	8	2 ICLK		section 14
0008 740Ch	ICU	DMAC Trigger Select Register 3	DMRSR3	8	8	2 ICLK		section 14
0008 7410h	ICU	DMAC Trigger Select Register 4	DMRSR4	8	8	2 ICLK		section 14
0008 7414h	ICU	DMAC Trigger Select Register 5	DMRSR5	8	8	2 ICLK		section 14
0008 7418h	ICU	DMAC Trigger Select Register 6	DMRSR6	8	8	2 ICLK		section 14
0008 741Ch	ICU	DMAC Trigger Select Register 7	DMRSR7	8	8	2 ICLK		section 14
0008 7500h to 0008 750Fh	ICU	IRQ Control Register 0 to IRQ Control Register 15	IRQCR0 to IRQCR15	8	8	2 ICLK		section 14
0008 7520h	ICU	IRQ Pin Digital Filter Enable Register 0	IRQFLTE0	8	8	2 ICLK		section 14
0008 7521h	ICU	IRQ Pin Digital Filter Enable Register 1	IRQFLTE1	8	8	2 ICLK		section 14
0008 7528h	ICU	IRQ Pin Digital Filter Setting Register 0	IRQFLTC0	16	16	2 ICLK		section 14
0008 752Ah	ICU	IRQ Pin Digital Filter Setting Register 1	IRQFLTC1	16	16	2 ICLK		section 14
0008 7580h	ICU	Non-Maskable Interrupt Status Register	NMISR	8	8	2 ICLK		section 14
0008 7581h	ICU	Non-Maskable Interrupt Enable Register	NMIER	8	8	2 ICLK		section 14
0008 7582h	ICU	Non-Maskable Interrupt Status Clear Register	NMICLR	8	8	2 ICLK		section 14
0008 7583h	ICU	NMI Pin Interrupt Control Register	NMICR	8	8	2 ICLK		section 14
0008 7590h	ICU	NMI Pin Digital Filter Enable Register	NMIFLTE	8	8	2 ICLK		section 14
0008 7594h	ICU	NMI Pin Digital Filter Setting Register	NMIFLTC	8	8	2 ICLK		section 14
0008 7600h	ICU	Group BE0 Interrupt Request Register	GRPBE0	32	32	2 ICLK to 1 PCLKB	2 ICLK	section 14
0008 7630h	ICU	Group BL0 Interrupt Request Register	GRPBL0	32	32	2 ICLK to 1 PCLKB	2 ICLK	section 14
0008 7634h	ICU	Group BL1 Interrupt Request Register	GRPBL1	32	32	2 ICLK to 1 PCLKB	2 ICLK	section 14
0008 7640h	ICU	Group BE0 Interrupt Request Enable Register	GENBE0	32	32	2 ICLK to 1 PCLKB	2 ICLK	section 14
0008 7670h	ICU	Group BL0 Interrupt Request Enable Register	GENBL0	32	32	2 ICLK to 1 PCLKB	2 ICLK	section 14
0008 7674h	ICU	Group BL1 Interrupt Request Enable Register	GENBL1	32	32	2 ICLK to 1 PCLKB	2 ICLK	section 14
0008 7680h	ICU	Group BE0 Interrupt Clear Register	GCRBE0	32	32	2 ICLK to 1 PCLKB	2 ICLK	section 14
0008 7830h	ICU	Group AL0 Interrupt Request Register	GRPAL0	32	32	2 ICLK to 1 PCLKA	2 ICLK	section 14

Table 5.1 List of I/O Registers (Address Order) (6 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 7870h	ICU	Group AL0 Interrupt Request Enable Register	GENAL0	32	32	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7900h	ICU	Software Configurable Interrupt A Request Register 0	PIAR0	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7901h	ICU	Software Configurable Interrupt A Request Register 1	PIAR1	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7902h	ICU	Software Configurable Interrupt A Request Register 2	PIAR2	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7903h	ICU	Software Configurable Interrupt A Request Register 3	PIAR3	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7904h	ICU	Software Configurable Interrupt A Request Register 4	PIAR4	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7905h	ICU	Software Configurable Interrupt A Request Register 5	PIAR5	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7906h	ICU	Software Configurable Interrupt A Request Register 6	PIAR6	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7907h	ICU	Software Configurable Interrupt A Request Register 7	PIAR7	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7908h	ICU	Software Configurable Interrupt A Request Register 8	PIAR8	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7909h	ICU	Software Configurable Interrupt A Request Register 9	PIAR9	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 790Ah	ICU	Software Configurable Interrupt A Request Register A	PIARA	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 790Bh	ICU	Software Configurable Interrupt A Request Register B	PIARB	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 790Ch	ICU	Software Configurable Interrupt A Request Register C	PIARC	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 790Dh	ICU	Software Configurable Interrupt A Request Register D	PIARD	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 790Eh	ICU	Software Configurable Interrupt A Request Register E	PIARE	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 790Fh	ICU	Software Configurable Interrupt A Request Register F	PIARF	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7910h	ICU	Software Configurable Interrupt A Request Register 10	PIAR10	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7911h	ICU	Software Configurable Interrupt A Request Register 11	PIAR11	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7912h	ICU	Software Configurable Interrupt A Request Register 12	PIAR12	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79D0h	ICU	Software Configurable Interrupt A Source Select Register 208	SLIAR208	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79D1h	ICU	Software Configurable Interrupt A Source Select Register 209	SLIAR209	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79D2h	ICU	Software Configurable Interrupt A Source Select Register 210	SLIAR210	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79D3h	ICU	Software Configurable Interrupt A Source Select Register 211	SLIAR211	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79D4h	ICU	Software Configurable Interrupt A Source Select Register 212	SLIAR212	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79D5h	ICU	Software Configurable Interrupt A Source Select Register 213	SLIAR213	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79D6h	ICU	Software Configurable Interrupt A Source Select Register 214	SLIAR214	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79D7h	ICU	Software Configurable Interrupt A Source Select Register 215	SLIAR215	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79D8h	ICU	Software Configurable Interrupt A Source Select Register 216	SLIAR216	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79D9h	ICU	Software Configurable Interrupt A Source Select Register 217	SLIAR217	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79DAh	ICU	Software Configurable Interrupt A Source Select Register 218	SLIAR218	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79DBh	ICU	Software Configurable Interrupt A Source Select Register 219	SLIAR219	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14

Table 5.1 List of I/O Registers (Address Order) (7 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 79DCh	ICU	Software Configurable Interrupt A Source Select Register 220	SLIAR220	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79DDh	ICU	Software Configurable Interrupt A Source Select Register 221	SLIAR221	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79DEh	ICU	Software Configurable Interrupt A Source Select Register 222	SLIAR222	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79DFh	ICU	Software Configurable Interrupt A Source Select Register 223	SLIAR223	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79E0h	ICU	Software Configurable Interrupt A Source Select Register 224	SLIAR224	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79E1h	ICU	Software Configurable Interrupt A Source Select Register 225	SLIAR225	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79E2h	ICU	Software Configurable Interrupt A Source Select Register 226	SLIAR226	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79E3h	ICU	Software Configurable Interrupt A Source Select Register 227	SLIAR227	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79E4h	ICU	Software Configurable Interrupt A Source Select Register 228	SLIAR228	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79E5h	ICU	Software Configurable Interrupt A Source Select Register 229	SLIAR229	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79E6h	ICU	Software Configurable Interrupt A Source Select Register 230	SLIAR230	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79E7h	ICU	Software Configurable Interrupt A Source Select Register 231	SLIAR231	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79E8h	ICU	Software Configurable Interrupt A Source Select Register 232	SLIAR232	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79E9h	ICU	Software Configurable Interrupt A Source Select Register 233	SLIAR233	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79EAh	ICU	Software Configurable Interrupt A Source Select Register 234	SLIAR234	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79EBh	ICU	Software Configurable Interrupt A Source Select Register 235	SLIAR235	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79ECh	ICU	Software Configurable Interrupt A Source Select Register 236	SLIAR236	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79EDh	ICU	Software Configurable Interrupt A Source Select Register 237	SLIAR237	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79EEh	ICU	Software Configurable Interrupt A Source Select Register 238	SLIAR238	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79EFh	ICU	Software Configurable Interrupt A Source Select Register 239	SLIAR239	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79F0h	ICU	Software Configurable Interrupt A Source Select Register 240	SLIAR240	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79F1h	ICU	Software Configurable Interrupt A Source Select Register 241	SLIAR241	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79F2h	ICU	Software Configurable Interrupt A Source Select Register 242	SLIAR242	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79F3h	ICU	Software Configurable Interrupt A Source Select Register 243	SLIAR243	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79F4h	ICU	Software Configurable Interrupt A Source Select Register 244	SLIAR244	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79F5h	ICU	Software Configurable Interrupt A Source Select Register 245	SLIAR245	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79F6h	ICU	Software Configurable Interrupt A Source Select Register 246	SLIAR246	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79F7h	ICU	Software Configurable Interrupt A Source Select Register 247	SLIAR247	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79F8h	ICU	Software Configurable Interrupt A Source Select Register 248	SLIAR248	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79F9h	ICU	Software Configurable Interrupt A Source Select Register 249	SLIAR249	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79FAh	ICU	Software Configurable Interrupt A Source Select Register 250	SLIAR250	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14

Table 5.1 List of I/O Registers (Address Order) (8 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 79FBh	ICU	Software Configurable Interrupt A Source Select Register 251	SLIAR251	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79FCh	ICU	Software Configurable Interrupt A Source Select Register 252	SLIAR252	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79FDh	ICU	Software Configurable Interrupt A Source Select Register 253	SLIAR253	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79FEh	ICU	Software Configurable Interrupt A Source Select Register 254	SLIAR254	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 79FFh	ICU	Software Configurable Interrupt A Source Select Register 255	SLIAR255	8	8	2 ICLK to 1 PCLKA	2 ICLK	section 14
0008 7A00h	ICU	Software Configurable Interrupt Source Select Register Write Protect Register	SLIPRCR	8	8	2 ICLK to 1 PCLKA/B	2 ICLK	section 14
0008 8000h	CMT	Compare Match Timer Start Register 0	CMSTR0	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 8002h	CMT0	Compare Match Timer Control Register	CMCR	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 8004h	CMT0	Compare Match Counter	CMCNT	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 8006h	CMT0	Compare Match Constant Register	CMCOR	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 8008h	CMT1	Compare Match Timer Control Register	CMCR	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 800Ah	CMT1	Compare Match Counter	CMCNT	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 800Ch	CMT1	Compare Match Constant Register	CMCOR	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 8010h	CMT	Compare Match Timer Start Register 1	CMSTR1	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 8012h	CMT2	Compare Match Timer Control Register	CMCR	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 8014h	CMT2	Compare Match Counter	CMCNT	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 8016h	CMT2	Compare Match Constant Register	CMCOR	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 8018h	CMT3	Compare Match Timer Control Register	CMCR	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 801Ah	CMT3	Compare Match Counter	CMCNT	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 801Ch	CMT3	Compare Match Constant Register	CMCOR	16	16	2, 3 PCLKB	2 ICLK	section 28
0008 8020h	WDT	WDT Refresh Register	WDTRR	8	8	2, 3 PCLKB	2 ICLK	section 29
0008 8022h	WDT	WDT Control Register	WDTCR	16	16	2, 3 PCLKB	2 ICLK	section 29
0008 8024h	WDT	WDT Status Register	WDTSR	16	16	2, 3 PCLKB	2 ICLK	section 29
0008 8026h	WDT	WDT Reset Control Register	WDTRCR	8	8	2, 3 PCLKB	2 ICLK	section 29
0008 8030h	IWDT	IWDT Refresh Register	IWDTRR	8	8	2, 3 PCLKB	2 ICLK	section 30
0008 8032h	IWDT	IWDT Control Register	IWDTCR	16	16	2, 3 PCLKB	2 ICLK	section 30
0008 8034h	IWDT	IWDT Status Register	IWDTSR	16	16	2, 3 PCLKB	2 ICLK	section 30
0008 8036h	IWDT	IWDT Reset Control Register	IWDTRCR	8	8	2, 3 PCLKB	2 ICLK	section 30
0008 8038h	IWDT	IWDT Count Stop Control Register	IWDTCSTPR	8	8	2, 3 PCLKB	2 ICLK	section 30
0008 8040h	DA	D/A Data Register 0	DADR0	16	16	2, 3 PCLKB	2 ICLK	section 39
0008 8042h	DA	D/A Data Register 1	DADR1	16	16	2, 3 PCLKB	2 ICLK	section 39
0008 8044h	DA	D/A Control Register	DACR	8	8	2, 3 PCLKB	2 ICLK	section 39
0008 8045h	DA	Data Register Format Select Register	DADPR	8	8	2, 3 PCLKB	2 ICLK	section 39
0008 8046h	DA	D/A A/D Synchronous Start Control Register	DAADSCR	8	8	2, 3 PCLKB	2 ICLK	section 39
0008 8049h	DA	D/A Destination Select Register	DADSELR	8	8	2, 3 PCLKB	2 ICLK	section 39
0008 8200h	TMR0	Timer Control Register	TCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8201h	TMR1	Timer Control Register	TCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8202h	TMR0	Timer Control/Status Register	TCSR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8203h	TMR1	Timer Control/Status Register	TCSR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8204h	TMR0	Time Constant Register A	TCORA	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8204h	TMR01	Time Constant Register A	TCORA	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 8205h	TMR1	Time Constant Register A	TCORA	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8206h	TMR0	Time Constant Register B	TCORB	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8206h	TMR01	Time Constant Register B	TCORB	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 8207h	TMR1	Time Constant Register B	TCORB	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8208h	TMR0	Timer Counter	TCNT	8	8	2, 3 PCLKB	2 ICLK	section 27

Table 5.1 List of I/O Registers (Address Order) (9 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 8208h	TMR01	Timer Counter	TCNT	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 8209h	TMR1	Timer Counter	TCNT	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 820Ah	TMR0	Timer Counter Control Register	TCCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 820Ah	TMR01	Timer Counter Control Register	TCCR	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 820Bh	TMR1	Timer Counter Control Register	TCCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 820Ch	TMR0	Timer Counter Start Register	TCSTR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 820Dh	TMR1	Timer Counter Start Register	TCSTR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8210h	TMR2	Timer Control Register	TCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8211h	TMR3	Timer Control Register	TCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8212h	TMR2	Timer Control/Status Register	TCSR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8213h	TMR3	Timer Control/Status Register	TCSR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8214h	TMR2	Time Constant Register A	TCORA	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8214h	TMR23	Time Constant Register A	TCORA	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 8215h	TMR3	Time Constant Register A	TCORA	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8216h	TMR2	Time Constant Register B	TCORB	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8216h	TMR23	Time Constant Register B	TCORB	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 8217h	TMR3	Time Constant Register B	TCORB	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8218h	TMR2	Timer Counter	TCNT	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8218h	TMR23	Timer Counter	TCNT	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 8219h	TMR3	Timer Counter	TCNT	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 821Ah	TMR2	Timer Counter Control Register	TCCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 821Ah	TMR23	Timer Counter Control Register	TCCR	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 821Bh	TMR3	Timer Counter Control Register	TCCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 821Ch	TMR2	Timer Counter Start Register	TCSTR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 821Dh	TMR3	Timer Counter Start Register	TCSTR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8220h	TMR4	Timer Control Register	TCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8221h	TMR5	Timer Control Register	TCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8222h	TMR4	Timer Control/Status Register	TCSR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8223h	TMR5	Timer Control/Status Register	TCSR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8224h	TMR4	Time Constant Register A	TCORA	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8224h	TMR45	Time Constant Register A	TCORA	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 8225h	TMR5	Time Constant Register A	TCORA	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8226h	TMR4	Time Constant Register B	TCORB	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8226h	TMR45	Time Constant Register B	TCORB	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 8227h	TMR5	Time Constant Register B	TCORB	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8228h	TMR4	Timer Counter	TCNT	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8228h	TMR45	Timer Counter	TCNT	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 8229h	TMR5	Timer Counter	TCNT	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 822Ah	TMR4	Timer Counter Control Register	TCCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 822Ah	TMR45	Timer Counter Control Register	TCCR	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 822Bh	TMR5	Timer Counter Control Register	TCCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8230h	TMR6	Timer Control Register	TCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8231h	TMR7	Timer Control Register	TCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8232h	TMR6	Timer Control/Status Register	TCSR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8233h	TMR7	Timer Control/Status Register	TCSR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8234h	TMR6	Time Constant Register A	TCORA	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8234h	TMR67	Time Constant Register A	TCORA	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 8235h	TMR7	Time Constant Register A	TCORA	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8236h	TMR6	Time Constant Register B	TCORB	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8236h	TMR67	Time Constant Register B	TCORB	16	16	2, 3 PCLKB	2 ICLK	section 27

Table 5.1 List of I/O Registers (Address Order) (10 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 8237h	TMR7	Time Constant Register B	TCORB	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8238h	TMR6	Timer Counter	TCNT	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8238h	TMR67	Timer Counter	TCNT	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 8239h	TMR7	Timer Counter	TCNT	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 823Ah	TMR6	Timer Counter Control Register	TCCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 823Ah	TMR67	Timer Counter Control Register	TCCR	16	16	2, 3 PCLKB	2 ICLK	section 27
0008 823Bh	TMR7	Timer Counter Control Register	TCCR	8	8	2, 3 PCLKB	2 ICLK	section 27
0008 8280h	CRC	CRC Control Register	CRCCR	8	8	2, 3 PCLKB	2 ICLK	section 36
0008 8284h	CRC	CRC Data Input Register	CRCDIR	32	8, 32	2, 3 PCLKB	2 ICLK	section 36
0008 8288h	CRC	CRC Data Output Register	CRCDOR	32	8, 16, 32	2, 3 PCLKB	2 ICLK	section 36
0008 8300h	RIIC0	I ² C-bus Control Register 1	ICCR1	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 8301h	RIIC0	I ² C-bus Control Register 2	ICCR2	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 8302h	RIIC0	I ² C-bus Mode Register 1	ICMR1	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 8303h	RIIC0	I ² C-bus Mode Register 2	ICMR2	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 8304h	RIIC0	I ² C-bus Mode Register 3	ICMR3	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 8305h	RIIC0	I ² C-bus Function Enable Register	ICFER	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 8306h	RIIC0	I ² C-bus Status Enable Register	ICSER	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 8307h	RIIC0	I ² C-bus Interrupt Enable Register	ICIER	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 8308h	RIIC0	I ² C-bus Status Register 1	ICSR1	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 8309h	RIIC0	I ² C-bus Status Register 2	ICSR2	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 830Ah	RIIC0	Slave Address Register L0	SARL0	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 830Bh	RIIC0	Slave Address Register U0	SARU0	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 830Ch	RIIC0	Slave Address Register L1	SARL1	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 830Dh	RIIC0	Slave Address Register U1	SARU1	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 830Eh	RIIC0	Slave Address Register L2	SARL2	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 830Fh	RIIC0	Slave Address Register U2	SARU2	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 8310h	RIIC0	I ² C-bus Bit Rate Low-Level Register	ICBRL	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 8311h	RIIC0	I ² C-bus Bit Rate High-Level Register	ICBRH	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 8312h	RIIC0	I ² C-bus Transmit Data Register	ICDRT	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 8313h	RIIC0	I ² C-bus Receive Data Register	ICDRR	8	8	2, 3 PCLKB	2 ICLK	section 33
0008 9000h	S12AD	A/D Control Register	ADCSR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9004h	S12AD	A/D Channel Select Register A0	ADANSA0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9008h	S12AD	A/D-Converted Value Addition/Average Function Channel Select Register 0	ADADS0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 900Ch	S12AD	A/D-Converted Value Addition/Average Count Select Register	ADADC	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 900Eh	S12AD	A/D Control Extended Register	ADCER	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9010h	S12AD	A/D Conversion Start Trigger Select Register	ADSTRGR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9014h	S12AD	A/D Channel Select Register B0	ADANSB0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9018h	S12AD	A/D Data Duplication Register	ADDBLDR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 901Eh	S12AD	A/D Self-Diagnosis Data Register	ADRD	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9020h	S12AD	A/D Data Register 0	ADDR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9022h	S12AD	A/D Data Register 1	ADDR1	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9024h	S12AD	A/D Data Register 2	ADDR2	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9026h	S12AD	A/D Data Register 3	ADDR3	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9028h	S12AD	A/D Data Register 4	ADDR4	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 902Ah	S12AD	A/D Data Register 5	ADDR5	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 902Ch	S12AD	A/D Data Register 6	ADDR6	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 902Eh	S12AD	A/D Data Register 7	ADDR7	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9066h	S12AD	A/D Sample-and-Hold Circuit Control Register	ADSHCR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 907Ah	S12AD	A/D Disconnection Detection Control Register	ADDISCR	8	8	2, 3 PCLKB	2 ICLK	section 38

Table 5.1 List of I/O Registers (Address Order) (11 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 907Ch	S12AD	A/D Sample-and-Hold Operating Mode Select Register	ADSHMSR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 907Dh	S12AD	A/D Event Link Control Register	ADELCCR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 9080h	S12AD	A/D Group Scan Priority Control Register	ADGSPCR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9084h	S12AD	A/D Data Duplication Register A	ADDBLDRA	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9086h	S12AD	A/D Data Duplication Register B	ADDBLDRB	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 908Ch	S12AD	A/D Comparison Function Window A/B Status Monitoring Register	ADWINMON	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 9090h	S12AD	A/D Comparison Function Control Register	ADCMPCR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9094h	S12AD	A/D Comparison Function Window A Channel Select Register 0	ADCMPANSR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9098h	S12AD	A/D Comparison Function Window A Comparison Condition Setting Register 0	ADCMPLR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 909Ch	S12AD	A/D Comparison Function Window A Lower Level Setting Register	ADCMPDR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 909Eh	S12AD	A/D Comparison Function Window A Upper Level Setting Register	ADCMPDR1	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 90A0h	S12AD	A/D Comparison Function Window A Channel Status Register 0	ADCMPSR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 90A6h	S12AD	A/D Comparison Function Window B Channel Select Register	ADCMPBNSR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 90A8h	S12AD	A/D Comparison Function Window B Lower Level Setting Register	ADWINLLB	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 90AAh	S12AD	A/D Comparison Function Window B Upper Level Setting Register	ADWINULB	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 90ACh	S12AD	A/D Comparison Function Window B Channel Status Register	ADCMPBSR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 90D4h	S12AD	A/D Channel Select Register C0	ADANSC0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 90D9h	S12AD	A/D Group C Trigger Select Register	ADGCTRGR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 90E0h	S12AD	A/D Sampling State Register 0	ADSSTR0	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 90E1h	S12AD	A/D Sampling State Register 1	ADSSTR1	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 90E2h	S12AD	A/D Sampling State Register 2	ADSSTR2	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 90E3h	S12AD	A/D Sampling State Register 3	ADSSTR3	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 90E4h	S12AD	A/D Sampling State Register 4	ADSSTR4	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 90E5h	S12AD	A/D Sampling State Register 5	ADSSTR5	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 90E6h	S12AD	A/D Sampling State Register 6	ADSSTR6	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 90E7h	S12AD	A/D Sampling State Register 7	ADSSTR7	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 91A0h	S12AD	A/D Programmable Gain Amplifier Control Register	ADPGACR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 91A2h	S12AD	A/D Programmable Gain Amplifier Gain Setting Register 0	ADPGAGS0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 91B0h	S12AD	A/D Programmable Gain Amplifier Differential Input Control Register	ADPGADCR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 91C0h	S12AD	A/D Channel Conversion Order Setting Register 0	ADSCS0	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 91C1h	S12AD	A/D Channel Conversion Order Setting Register 1	ADSCS1	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 91C2h	S12AD	A/D Channel Conversion Order Setting Register 2	ADSCS2	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 91C3h	S12AD	A/D Channel Conversion Order Setting Register 3	ADSCS3	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 91C4h	S12AD	A/D Channel Conversion Order Setting Register 4	ADSCS4	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 91C5h	S12AD	A/D Channel Conversion Order Setting Register 5	ADSCS5	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 91C6h	S12AD	A/D Channel Conversion Order Setting Register 6	ADSCS6	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 91C7h	S12AD	A/D Channel Conversion Order Setting Register 7	ADSCS7	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 9200h	S12AD1	A/D Control Register	ADCSR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9204h	S12AD1	A/D Channel Select Register A0	ADANSA0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9208h	S12AD1	A/D-Converted Value Addition/Average Function Channel Select Register 0	ADADS0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 920Ch	S12AD1	A/D-Converted Value Addition/Average Count Select Register	ADADC	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 920Eh	S12AD1	A/D Control Extended Register	ADCER	16	16	2, 3 PCLKB	2 ICLK	section 38

Table 5.1 List of I/O Registers (Address Order) (12 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 9210h	S12AD1	A/D Conversion Start Trigger Select Register	ADSTRGR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9214h	S12AD1	A/D Channel Select Register B0	ADANSB0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9218h	S12AD1	A/D Data Duplication Register	ADBLDR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 921Eh	S12AD1	A/D Self-Diagnosis Data Register	ADRD	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9220h	S12AD1	A/D Data Register 0	ADDR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9222h	S12AD1	A/D Data Register 1	ADDR1	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9224h	S12AD1	A/D Data Register 2	ADDR2	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9226h	S12AD1	A/D Data Register 3	ADDR3	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9228h	S12AD1	A/D Data Register 4	ADDR4	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 922Ah	S12AD1	A/D Data Register 5	ADDR5	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 922Ch	S12AD1	A/D Data Register 6	ADDR6	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 922Eh	S12AD1	A/D Data Register 7	ADDR7	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9266h	S12AD1	A/D Sample-and-Hold Circuit Control Register	ADSHCR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 927Ah	S12AD1	A/D Disconnection Detection Control Register	ADDISCR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 927Ch	S12AD1	A/D Sample-and-Hold Operating Mode Select Register	ADSHMSR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 927Dh	S12AD1	A/D Event Link Control Register	ADELCCR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 9280h	S12AD1	A/D Group Scan Priority Control Register	ADGSPCR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9284h	S12AD1	A/D Data Duplication Register A	ADBLDRA	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9286h	S12AD1	A/D Data Duplication Register B	ADBLDRB	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 928Ch	S12AD1	A/D Comparison Function Window A/B Status Monitoring Register	ADWINMON	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 9290h	S12AD1	A/D Comparison Function Control Register	ADCMPCR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9294h	S12AD1	A/D Comparison Function Window A Channel Select Register 0	ADCMPANSR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9298h	S12AD1	A/D Comparison Function Window A Comparison Condition Setting Register 0	ADCMPLR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 929Ch	S12AD1	A/D Comparison Function Window A Lower Level Setting Register	ADCMPDR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 929Eh	S12AD1	A/D Comparison Function Window A Upper Level Setting Register	ADCMPDR1	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 92A0h	S12AD1	A/D Comparison Function Window A Channel Status Register 0	ADCMPSR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 92A6h	S12AD1	A/D Comparison Function Window B Channel Select Register	ADCMPBNSR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 92A8h	S12AD1	A/D Comparison Function Window B Lower Level Setting Register	ADWINLLB	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 92AAh	S12AD1	A/D Comparison Function Window B Upper Level Setting Register	ADWINULB	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 92ACh	S12AD1	A/D Comparison Function Window B Channel Status Register	ADCMPBSR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 92D4h	S12AD1	A/D Channel Select Register C0	ADANSC0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 92D9h	S12AD1	A/D Group C Trigger Select Register	ADGCTRGR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 92E0h	S12AD1	A/D Sampling State Register 0	ADSSTR0	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 92E1h	S12AD1	A/D Sampling State Register 1	ADSSTR1	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 92E2h	S12AD1	A/D Sampling State Register 2	ADSSTR2	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 92E3h	S12AD1	A/D Sampling State Register 3	ADSSTR3	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 92E4h	S12AD1	A/D Sampling State Register 4	ADSSTR4	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 92E5h	S12AD1	A/D Sampling State Register 5	ADSSTR5	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 92E6h	S12AD1	A/D Sampling State Register 6	ADSSTR6	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 92E7h	S12AD1	A/D Sampling State Register 7	ADSSTR7	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 93A0h	S12AD1	A/D Programmable Gain Amplifier Control Register	ADPGACR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 93A2h	S12AD1	A/D Programmable Gain Amplifier Gain Setting Register 0	ADPGAGS0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 93B0h	S12AD1	A/D Programmable Gain Amplifier Differential Input Control Register	ADPGADCR0	16	16	2, 3 PCLKB	2 ICLK	section 38

Table 5.1 List of I/O Registers (Address Order) (13 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 93C0h	S12AD1	A/D Channel Conversion Order Setting Register 0	ADSCS0	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 93C1h	S12AD1	A/D Channel Conversion Order Setting Register 1	ADSCS1	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 93C2h	S12AD1	A/D Channel Conversion Order Setting Register 2	ADSCS2	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 93C3h	S12AD1	A/D Channel Conversion Order Setting Register 3	ADSCS3	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 93C4h	S12AD1	A/D Channel Conversion Order Setting Register 4	ADSCS4	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 93C5h	S12AD1	A/D Channel Conversion Order Setting Register 5	ADSCS5	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 93C6h	S12AD1	A/D Channel Conversion Order Setting Register 6	ADSCS6	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 93C7h	S12AD1	A/D Channel Conversion Order Setting Register 7	ADSCS7	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 9400h	S12AD2	A/D Control Register	ADCSR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9404h	S12AD2	A/D Channel Select Register A0	ADANSA0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9406h	S12AD2	A/D Channel Select Register A1	ADANSA1	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9408h	S12AD2	A/D-Converted Value Addition/Average Function Channel Select Register 0	ADADS0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 940Ah	S12AD2	A/D-Converted Value Addition/Average Function Channel Select Register 1	ADADS1	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 940Ch	S12AD2	A/D-Converted Value Addition/Average Count Select Register	ADADC	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 940Eh	S12AD2	A/D Control Extended Register	ADCER	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9410h	S12AD2	A/D Conversion Start Trigger Select Register	ADSTRGR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9412h	S12AD2	A/D Conversion Extended Input Control Register	ADEXICR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9414h	S12AD2	A/D Channel Select Register B0	ADANSB0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9416h	S12AD2	A/D Channel Select Register B1	ADANSB1	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9418h	S12AD2	A/D Data Duplication Register	ADDBLDR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 941Ah	S12AD2	A/D Temperature Sensor Data Register	ADTSDR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 941Ch	S12AD2	A/D Internal Reference Voltage Data Register	ADOCDR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 941Eh	S12AD2	A/D Self-Diagnosis Data Register	ADRD	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9420h	S12AD2	A/D Data Register 0	ADDR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9422h	S12AD2	A/D Data Register 1	ADDR1	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9424h	S12AD2	A/D Data Register 2	ADDR2	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9426h	S12AD2	A/D Data Register 3	ADDR3	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9428h	S12AD2	A/D Data Register 4	ADDR4	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 942Ah	S12AD2	A/D Data Register 5	ADDR5	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 942Ch	S12AD2	A/D Data Register 6	ADDR6	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 942Eh	S12AD2	A/D Data Register 7	ADDR7	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9430h	S12AD2	A/D Data Register 8	ADDR8	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9432h	S12AD2	A/D Data Register 9	ADDR9	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9434h	S12AD2	A/D Data Register 10	ADDR10	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9436h	S12AD2	A/D Data Register 11	ADDR11	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9440h	S12AD2	A/D Data Register 16	ADDR16	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9442h	S12AD2	A/D Data Register 17	ADDR17	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 947Ah	S12AD2	A/D Disconnection Detection Control Register	ADDISCR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 947Dh	S12AD2	A/D Event Link Control Register	ADELCCR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 9480h	S12AD2	A/D Group Scan Priority Control Register	ADGSPCR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9484h	S12AD2	A/D Data Duplication Register A	ADDBLDRA	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9486h	S12AD2	A/D Data Duplication Register B	ADDBLDRB	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 948Ch	S12AD2	A/D Comparison Function Window A/B Status Monitoring Register	ADWINMON	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 9490h	S12AD2	A/D Comparison Function Control Register	ADCMPCR	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9492h	S12AD2	A/D Comparison Function Window A Extended Input Select Register	ADCMPANSE R	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 9493h	S12AD2	A/D Comparison Function Window A Extended Input Comparison Condition Setting Register	ADCMPLE R	8	8	2, 3 PCLKB	2 ICLK	section 38

Table 5.1 List of I/O Registers (Address Order) (14 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 9494h	S12AD2	A/D Comparison Function Window A Channel Select Register 0	ADCMPSR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9496h	S12AD2	A/D Comparison Function Window A Channel Select Register 1	ADCMPSR1	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 9498h	S12AD2	A/D Comparison Function Window A Comparison Condition Setting Register 0	ADCMPLR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 949Ah	S12AD2	A/D Comparison Function Window A Comparison Condition Setting Register 1	ADCMPLR1	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 949Ch	S12AD2	A/D Comparison Function Window A Lower Level Setting Register	ADCMPLR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 949Eh	S12AD2	A/D Comparison Function Window A Upper Level Setting Register	ADCMPLR1	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 94A0h	S12AD2	A/D Comparison Function Window A Channel Status Register 0	ADCMPSR0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 94A2h	S12AD2	A/D Comparison Function Window A Channel Status Register 1	ADCMPSR1	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 94A4h	S12AD2	A/D Comparison Function Window A Extended Input Channel Status Register	ADCMPSER	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94A6h	S12AD2	A/D Comparison Function Window B Channel Select Register	ADCMPSR0	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94A8h	S12AD2	A/D Comparison Function Window B Lower Level Setting Register	ADWINLLB	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 94AAh	S12AD2	A/D Comparison Function Window B Upper Level Setting Register	ADWINULB	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 94ACh	S12AD2	A/D Comparison Function Window B Channel Status Register	ADCMPSR0	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94D4h	S12AD2	A/D Channel Select Register C0	ADANSC0	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 94D6h	S12AD2	A/D Channel Select Register C1	ADANSC1	16	16	2, 3 PCLKB	2 ICLK	section 38
0008 94D8h	S12AD2	A/D Group C Extended Input Control Register	ADGCEXCR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94D9h	S12AD2	A/D Group C Trigger Select Register	ADGCTRGR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94DDh	S12AD2	A/D Sampling State Register L	ADSSTRL	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94DEh	S12AD2	A/D Sampling State Register T	ADSSTRT	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94DFh	S12AD2	A/D Sampling State Register O	ADSSTRO	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94E0h	S12AD2	A/D Sampling State Register 0	ADSSTR0	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94E1h	S12AD2	A/D Sampling State Register 1	ADSSTR1	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94E2h	S12AD2	A/D Sampling State Register 2	ADSSTR2	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94E3h	S12AD2	A/D Sampling State Register 3	ADSSTR3	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94E4h	S12AD2	A/D Sampling State Register 4	ADSSTR4	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94E5h	S12AD2	A/D Sampling State Register 5	ADSSTR5	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94E6h	S12AD2	A/D Sampling State Register 6	ADSSTR6	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94E7h	S12AD2	A/D Sampling State Register 7	ADSSTR7	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94E8h	S12AD2	A/D Sampling State Register 8	ADSSTR8	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94E9h	S12AD2	A/D Sampling State Register 9	ADSSTR9	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94EAh	S12AD2	A/D Sampling State Register 10	ADSSTR10	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 94EBh	S12AD2	A/D Sampling State Register 11	ADSSTR11	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95C0h	S12AD2	A/D Channel Conversion Order Setting Register 0	ADSCS0	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95C1h	S12AD2	A/D Channel Conversion Order Setting Register 1	ADSCS1	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95C2h	S12AD2	A/D Channel Conversion Order Setting Register 2	ADSCS2	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95C3h	S12AD2	A/D Channel Conversion Order Setting Register 3	ADSCS3	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95C4h	S12AD2	A/D Channel Conversion Order Setting Register 4	ADSCS4	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95C5h	S12AD2	A/D Channel Conversion Order Setting Register 5	ADSCS5	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95C6h	S12AD2	A/D Channel Conversion Order Setting Register 6	ADSCS6	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95C7h	S12AD2	A/D Channel Conversion Order Setting Register 7	ADSCS7	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95C8h	S12AD2	A/D Channel Conversion Order Setting Register 8	ADSCS8	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95C9h	S12AD2	A/D Channel Conversion Order Setting Register 9	ADSCS9	8	8	2, 3 PCLKB	2 ICLK	section 38

Table 5.1 List of I/O Registers (Address Order) (15 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 95CAh	S12AD2	A/D Channel Conversion Order Setting Register 10	ADSCS10	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95CBh	S12AD2	A/D Channel Conversion Order Setting Register 11	ADSCS11	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95D0h	S12AD2	A/D Channel Conversion Order Setting Register 12	ADSCS12	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95D1h	S12AD2	A/D Channel Conversion Order Setting Register 13	ADSCS13	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95E2h	S12AD2	A/D Internal Reference Voltage Monitoring Circuit Enable Register	ADVMONCR	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 95E4h	S12AD2	A/D Internal Reference Voltage Monitoring Circuit Output Enable Register	ADVMONO	8	8	2, 3 PCLKB	2 ICLK	section 38
0008 A020h	SCI1	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A020h	SMCI1	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A021h	SCI1	Bit Rate Register	BRR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A022h	SCI1	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A022h	SMCI1	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A023h	SCI1	Transmit Data Register	TDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A024h	SCI1	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A024h	SMCI1	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A025h	SCI1	Receive Data Register	RDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A026h	SMCI1	Smart Card Mode Register	SCMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A027h	SCI1	Serial Extended Mode Register	SEMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A028h	SCI1	Noise Filter Setting Register	SNFR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A029h	SCI1	I ² C Mode Register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A02Ah	SCI1	I ² C Mode Register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A02Bh	SCI1	I ² C Mode Register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A02Ch	SCI1	I ² C Status Register	SISR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A02Dh	SCI1	SPI Mode Register	SPMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A02Eh	SCI1	Transmit Data Register H	TDRH	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A02Fh	SCI1	Transmit Data Register L	TDRL	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A02Eh	SCI1	Transmit Data Register HL	TDRHL	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A030h	SCI1	Receive Data Register H	RDRH	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A031h	SCI1	Receive Data Register L	RDRL	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A030h	SCI1	Receive Data Register HL	RDRHL	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A032h	SCI1	Modulation Duty Register	MDDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A033h	SCI1	Data Comparison Control Register	DCCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A03Ah	SCI1	Comparison Data Register H	CDR.H	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A03Bh	SCI1	Comparison Data Register L	CDR.L	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A03Ah	SCI1	Comparison Data Register	CDR	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A03Ch	SCI1	Serial Port Register	SPTR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0A0h	SCI5	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0A0h	SMCI5	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0A1h	SCI5	Bit Rate Register	BRR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0A2h	SCI5	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0A2h	SMCI5	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0A3h	SCI5	Transmit Data Register	TDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0A4h	SCI5	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0A4h	SMCI5	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0A5h	SCI5	Receive Data Register	RDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0A6h	SMCI5	Smart Card Mode Register	SCMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0A7h	SCI5	Serial Extended Mode Register	SEMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0A8h	SCI5	Noise Filter Setting Register	SNFR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0A9h	SCI5	I ² C Mode Register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0AAh	SCI5	I ² C Mode Register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	section 32

Table 5.1 List of I/O Registers (Address Order) (16 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A0ABh	SCI5	I ² C Mode Register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0ACh	SCI5	I ² C Status Register	SISR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0ADh	SCI5	SPI Mode Register	SPMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0AEh	SCI5	Transmit Data Register H	TDRH	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0AFh	SCI5	Transmit Data Register L	TDRL	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0AEh	SCI5	Transmit Data Register HL	TDRHL	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A0B0h	SCI5	Receive Data Register H	RDRH	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0B1h	SCI5	Receive Data Register L	RDRL	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0B0h	SCI5	Receive Data Register HL	RDRHL	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A0B2h	SCI5	Modulation Duty Register	MDDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0B3h	SCI5	Data Comparison Control Register	DCCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0BAh	SCI5	Comparison Data Register H	CDR.H	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0BBh	SCI5	Comparison Data Register L	CDR.L	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0BAh	SCI5	Comparison Data Register	CDR	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A0BCh	SCI5	Serial Port Register	SPTR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0C0h	SCI6	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0C0h	SMCI6	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0C1h	SCI6	Bit Rate Register	BRR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0C2h	SCI6	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0C2h	SMCI6	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0C3h	SCI6	Transmit Data Register	TDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0C4h	SCI6	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0C4h	SMCI6	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0C5h	SCI6	Receive Data Register	RDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0C6h	SMCI6	Smart Card Mode Register	SCMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0C7h	SCI6	Serial Extended Mode Register	SEMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0C8h	SCI6	Noise Filter Setting Register	SNFR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0C9h	SCI6	I ² C Mode Register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0CAh	SCI6	I ² C Mode Register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0CBh	SCI6	I ² C Mode Register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0CCh	SCI6	I ² C Status Register	SISR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0CDh	SCI6	SPI Mode Register	SPMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0CEh	SCI6	Transmit Data Register H	TDRH	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0CFh	SCI6	Transmit Data Register L	TDRL	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0CEh	SCI6	Transmit Data Register HL	TDRHL	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A0D0h	SCI6	Receive Data Register H	RDRH	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0D1h	SCI6	Receive Data Register L	RDRL	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0D0h	SCI6	Receive Data Register HL	RDRHL	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A0D2h	SCI6	Modulation Duty Register	MDDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0D3h	SCI6	Data Comparison Control Register	DCCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0DAh	SCI6	Comparison Data Register H	CDR.H	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0DBh	SCI6	Comparison Data Register L	CDR.L	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A0DAh	SCI6	Comparison Data Register	CDR	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A0DCh	SCI6	Serial Port Register	SPTR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A100h	SCI8	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A100h	SMCI8	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A101h	SCI8	Bit Rate Register	BRR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A102h	SCI8	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A102h	SMCI8	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A103h	SCI8	Transmit Data Register	TDR	8	8	2, 3 PCLKB	2 ICLK	section 32

Table 5.1 List of I/O Registers (Address Order) (17 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A104h	SCI8	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A104h	SMCI8	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A105h	SCI8	Receive Data Register	RDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A106h	SMCI8	Smart Card Mode Register	SCMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A107h	SCI8	Serial Extended Mode Register	SEMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A108h	SCI8	Noise Filter Setting Register	SNFR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A109h	SCI8	I2C Mode Register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A10Ah	SCI8	I2C Mode Register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A10Bh	SCI8	I2C Mode Register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A10Ch	SCI8	I2C Status Register	SISR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A10Dh	SCI8	SPI Mode Register	SPMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A10Eh	SCI8	Transmit Data Register H	TDRH	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A10Fh	SCI8	Transmit Data Register L	TDRL	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A10Eh	SCI8	Transmit Data Register HL	TDRHL	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A110h	SCI8	Receive Data Register H	RDRH	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A111h	SCI8	Receive Data Register L	RDRL	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A110h	SCI8	Receive Data Register HL	RDRHL	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A112h	SCI8	Modulation Duty Register	MDDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A113h	SCI8	Data Comparison Control Register	DCCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A11Ah	SCI8	Comparison Data Register H	CDR.H	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A11Bh	SCI8	Comparison Data Register L	CDR.L	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A11Ah	SCI8	Comparison Data Register	CDR	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A11Ch	SCI8	Serial Port Register	SPTR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A120h	SCI9	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A120h	SMCI9	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A121h	SCI9	Bit Rate Register	BRR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A122h	SCI9	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A122h	SMCI9	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A123h	SCI9	Transmit Data Register	TDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A124h	SCI9	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A124h	SMCI9	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A125h	SCI9	Receive Data Register	RDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A126h	SMCI9	Smart Card Mode Register	SCMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A127h	SCI9	Serial Extended Mode Register	SEMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A128h	SCI9	Noise Filter Setting Register	SNFR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A129h	SCI9	I2C Mode Register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A12Ah	SCI9	I2C Mode Register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A12Bh	SCI9	I2C Mode Register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A12Ch	SCI9	I2C Status Register	SISR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A12Dh	SCI9	SPI Mode Register	SPMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A12Eh	SCI9	Transmit Data Register H	TDRH	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A12Fh	SCI9	Transmit Data Register L	TDRL	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A12Eh	SCI9	Transmit Data Register HL	TDRHL	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A130h	SCI9	Receive Data Register H	RDRH	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A131h	SCI9	Receive Data Register L	RDRL	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A130h	SCI9	Receive Data Register HL	RDRHL	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A132h	SCI9	Modulation Duty Register	MDDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A133h	SCI9	Data Comparison Control Register	DCCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A13Ah	SCI9	Comparison Data Register H	CDR.H	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 A13Bh	SCI9	Comparison Data Register L	CDR.L	8	8	2, 3 PCLKB	2 ICLK	section 32

Table 5.1 List of I/O Registers (Address Order) (18 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A13Ah	SCI9	Comparison Data Register	CDR	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 A13Ch	SCI9	Serial Port Register	SPTR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B000h	CAC	CAC Control Register 0	CACR0	8	8	2, 3 PCLKB	2 ICLK	section 10
0008 B001h	CAC	CAC Control Register 1	CACR1	8	8	2, 3 PCLKB	2 ICLK	section 10
0008 B002h	CAC	CAC Control Register 2	CACR2	8	8	2, 3 PCLKB	2 ICLK	section 10
0008 B003h	CAC	CAC Interrupt Request Enable Register	CAICR	8	8	2, 3 PCLKB	2 ICLK	section 10
0008 B004h	CAC	CAC Status Register	CASTR	8	8	2, 3 PCLKB	2 ICLK	section 10
0008 B006h	CAC	CAC Upper-Limit Value Setting Register	CAULVR	16	16	2, 3 PCLKB	2 ICLK	section 10
0008 B008h	CAC	CAC Lower-Limit Value Setting Register	CALLVR	16	16	2, 3 PCLKB	2 ICLK	section 10
0008 B00Ah	CAC	CAC Counter Buffer Register	CACNTBR	16	16	2, 3 PCLKB	2 ICLK	section 10
0008 B080h	DOC	DOC Control Register	DOCR	8	8	2, 3 PCLKB	2 ICLK	section 42
0008 B082h	DOC	DOC Data Input Register	DODIR	16	16	2, 3 PCLKB	2 ICLK	section 42
0008 B084h	DOC	DOC Data Setting Register	DODSR	16	16	2, 3 PCLKB	2 ICLK	section 42
0008 B100h	ELC	Event Link Control Register	ELCR	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B101h	ELC	Event Link Setting Register 0	ELSR0	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B104h	ELC	Event Link Setting Register 3	ELSR3	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B105h	ELC	Event Link Setting Register 4	ELSR4	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B108h	ELC	Event Link Setting Register 7	ELSR7	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B10Bh	ELC	Event Link Setting Register 10	ELSR10	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B10Ch	ELC	Event Link Setting Register 11	ELSR11	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B10Dh	ELC	Event Link Setting Register 12	ELSR12	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B10Eh	ELC	Event Link Setting Register 13	ELSR13	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B110h	ELC	Event Link Setting Register 15	ELSR15	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B111h	ELC	Event Link Setting Register 16	ELSR16	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B113h	ELC	Event Link Setting Register 18	ELSR18	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B114h	ELC	Event Link Setting Register 19	ELSR19	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B115h	ELC	Event Link Setting Register 20	ELSR20	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B116h	ELC	Event Link Setting Register 21	ELSR21	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B117h	ELC	Event Link Setting Register 22	ELSR22	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B118h	ELC	Event Link Setting Register 23	ELSR23	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B119h	ELC	Event Link Setting Register 24	ELSR24	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B11Ah	ELC	Event Link Setting Register 25	ELSR25	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B11Bh	ELC	Event Link Setting Register 26	ELSR26	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B11Ch	ELC	Event Link Setting Register 27	ELSR27	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B11Dh	ELC	Event Link Setting Register 28	ELSR28	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B11Fh	ELC	Event Link Option Setting Register A	ELOPA	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B120h	ELC	Event Link Option Setting Register B	ELOPB	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B121h	ELC	Event Link Option Setting Register C	ELOPC	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B122h	ELC	Event Link Option Setting Register D	ELOPD	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B123h	ELC	Port Group Setting Register 1	PGR1	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B124h	ELC	Port Group Setting Register 2	PGR2	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B125h	ELC	Port Group Control Register 1	PGC1	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B126h	ELC	Port Group Control Register 2	PGC2	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B127h	ELC	Port Buffer Register 1	PDBF1	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B128h	ELC	Port Buffer Register 2	PDBF2	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B129h	ELC	Event Link Port Setting Register 0	PEL0	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B12Ah	ELC	Event Link Port Setting Register 1	PEL1	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B12Bh	ELC	Event Link Port Setting Register 2	PEL2	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B12Ch	ELC	Event Link Port Setting Register 3	PEL3	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B12Dh	ELC	Event Link Software Event Generation Register	ELSEGR	8	8	2, 3 PCLKB	2 ICLK	section 19

Table 5.1 List of I/O Registers (Address Order) (19 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 B12Eh	ELC	Event Link Setting Register 30	ELSR30	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B12Fh	ELC	Event Link Setting Register 31	ELSR31	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B13Dh	ELC	Event Link Setting Register 45	ELSR45	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B13Eh	ELC	Event Link Option Setting Register E	ELOPE	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B144h	ELC	Event Link Setting Register 46	ELSR46	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B145h	ELC	Event Link Setting Register 47	ELSR47	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B146h	ELC	Event Link Setting Register 48	ELSR48	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B147h	ELC	Event Link Setting Register 49	ELSR49	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B148h	ELC	Event Link Setting Register 50	ELSR50	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B149h	ELC	Event Link Setting Register 51	ELSR51	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B14Ah	ELC	Event Link Setting Register 52	ELSR52	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B14Bh	ELC	Event Link Setting Register 53	ELSR53	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B14Ch	ELC	Event Link Setting Register 54	ELSR54	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B14Dh	ELC	Event Link Setting Register 55	ELSR55	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B14Eh	ELC	Event Link Setting Register 56	ELSR56	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B14Fh	ELC	Event Link Setting Register 57	ELSR57	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B150h	ELC	Event Link Setting Register 58	ELSR58	8	8	2, 3 PCLKB	2 ICLK	section 19
0008 B300h	SCI12	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B300h	SMCI12	Serial Mode Register	SMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B301h	SCI12	Bit Rate Register	BRR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B302h	SCI12	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B302h	SMCI12	Serial Control Register	SCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B303h	SCI12	Transmit Data Register	TDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B304h	SCI12	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B304h	SMCI12	Serial Status Register	SSR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B305h	SCI12	Receive Data Register	RDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B306h	SMCI12	Smart Card Mode Register	SCMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B307h	SCI12	Serial Extended Mode Register	SEMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B308h	SCI12	Noise Filter Setting Register	SNFR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B309h	SCI12	I ² C Mode Register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B30Ah	SCI12	I ² C Mode Register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B30Bh	SCI12	I ² C Mode Register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B30Ch	SCI12	I ² C Status Register	SISR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B30Dh	SCI12	SPI Mode Register	SPMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B30Eh	SCI12	Transmit Data Register H	TDRH	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B30Fh	SCI12	Transmit Data Register L	TDRL	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B30Eh	SCI12	Transmit Data Register HL	TDRHL	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 B310h	SCI12	Receive Data Register H	RDRH	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B311h	SCI12	Receive Data Register L	RDRL	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B310h	SCI12	Receive Data Register HL	RDRHL	16	8, 16	2 to 5 PCLKB	2 ICLK	section 32
0008 B312h	SCI12	Modulation Duty Register	MDDR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B320h	SCI12	Extended Serial Module Enable Register	ESMER	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B321h	SCI12	Control Register 0	CR0	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B322h	SCI12	Control Register 1	CR1	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B323h	SCI12	Control Register 2	CR2	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B324h	SCI12	Control Register 3	CR3	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B325h	SCI12	Port Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B326h	SCI12	Interrupt Control Register	ICR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B327h	SCI12	Status Register	STR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B328h	SCI12	Status Clear Register	STCR	8	8	2, 3 PCLKB	2 ICLK	section 32

Table 5.1 List of I/O Registers (Address Order) (20 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 B329h	SCI12	Control Field 0 Data Register	CF0DR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B32Ah	SCI12	Control Field 0 Compare Enable Register	CF0CR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B32Bh	SCI12	Control Field 0 Receive Data Register	CF0RR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B32Ch	SCI12	Primary Control Field 1 Data Register	PCF1DR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B32Dh	SCI12	Secondary Control Field 1 Data Register	SCF1DR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B32Eh	SCI12	Control Field 1 Compare Enable Register	CF1CR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B32Fh	SCI12	Control Field 1 Receive Data Register	CF1RR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B330h	SCI12	Timer Control Register	TCR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B331h	SCI12	Timer Mode Register	TMR	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B332h	SCI12	Timer Prescaler Register	TPRE	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 B333h	SCI12	Timer Count Register	TCNT	8	8	2, 3 PCLKB	2 ICLK	section 32
0008 C000h	PORT0	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C001h	PORT1	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C002h	PORT2	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C003h	PORT3	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C004h	PORT4	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C005h	PORT5	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C006h	PORT6	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C007h	PORT7	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C008h	PORT8	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C009h	PORT9	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C00Ah	PORTA	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C00Bh	PORTB	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C00Ch	PORTC	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C00Dh	PORTD	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C00Eh	PORTE	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C00Fh	PORTF	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C010h	PORTG	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C011h	PORTH	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C013h	PORTK	Port Direction Register	PDR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C020h	PORT0	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C021h	PORT1	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C022h	PORT2	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C023h	PORT3	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C024h	PORT4	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C025h	PORT5	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C026h	PORT6	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C027h	PORT7	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C028h	PORT8	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C029h	PORT9	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C02Ah	PORTA	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C02Bh	PORTB	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C02Ch	PORTC	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C02Dh	PORTD	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C02Eh	PORTE	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C02Fh	PORTF	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C030h	PORTG	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C031h	PORTH	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C033h	PORTK	Port Output Data Register	PODR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C040h	PORT0	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20

Table 5.1 List of I/O Registers (Address Order) (21 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C041h	PORT1	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C042h	PORT2	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C043h	PORT3	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C044h	PORT4	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C045h	PORT5	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C046h	PORT6	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C047h	PORT7	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C048h	PORT8	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C049h	PORT9	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C04Ah	PORTA	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C04Bh	PORTB	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C04Ch	PORTC	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C04Dh	PORTD	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C04Eh	PORTE	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C04Fh	PORTF	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C050h	PORTG	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C051h	PORTH	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C053h	PORTK	Port Input Register	PIDR	8	8	4, 5 PCLKB	3 ICLK	section 20
0008 C060h	PORT0	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C061h	PORT1	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C062h	PORT2	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C063h	PORT3	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C064h	PORT4	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C065h	PORT5	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C066h	PORT6	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C067h	PORT7	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C068h	PORT8	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C069h	PORT9	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C06Ah	PORTA	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C06Bh	PORTB	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C06Ch	PORTC	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C06Dh	PORTD	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C06Eh	PORTE	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C06Fh	PORTF	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C070h	PORTG	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C071h	PORTH	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C073h	PORTK	Port Mode Register	PMR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C080h	PORT0	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C082h	PORT1	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C083h	PORT1	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C084h	PORT2	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C085h	PORT2	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C086h	PORT3	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C087h	PORT3	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C088h	PORT4	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C089h	PORT4	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C08Ah	PORT5	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C08Bh	PORT5	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C08Ch	PORT6	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C08Dh	PORT6	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20

Table 5.1 List of I/O Registers (Address Order) (22 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C08Eh	PORT7	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C08Fh	PORT7	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C090h	PORT8	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C092h	PORT9	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C093h	PORT9	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C094h	PORTA	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C095h	PORTA	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C096h	PORTB	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C097h	PORTB	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C098h	PORTC	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C099h	PORTC	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C09Ah	PORTD	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C09Bh	PORTD	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C09Ch	PORTE	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C09Dh	PORTE	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C09Eh	PORTF	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0A0h	PORTG	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0A2h	PORTH	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0A3h	PORTH	Open-Drain Control Register 1	ODR1	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0A6h	PORTK	Open-Drain Control Register 0	ODR0	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0C0h	PORT0	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0C1h	PORT1	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0C2h	PORT2	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0C3h	PORT3	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0C4h	PORT4	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0C5h	PORT5	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0C6h	PORT6	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0C7h	PORT7	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0C8h	PORT8	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0C9h	PORT9	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0CAh	PORTA	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0CBh	PORTB	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0CCh	PORTC	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0CDh	PORTD	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0CEh	PORTE	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0CFh	PORTF	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0D0h	PORTG	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0D1h	PORTH	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0D3h	PORTK	Pull-Up Resistor Control Register	PCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0E0h	PORT0	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0E1h	PORT1	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0E2h	PORT2	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0E3h	PORT3	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0E7h	PORT7	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0E8h	PORT8	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0E9h	PORT9	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0EAh	PORTA	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0EBh	PORTB	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0ECh	PORTC	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0EDh	PORTD	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20

Table 5.1 List of I/O Registers (Address Order) (23 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C0EEh	PORTE	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0EFh	PORTF	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0F0h	PORTG	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C0F3h	PORTK	Drive Capacity Control Register	DSCR	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C100h	MPC	CS Output Enable Register	PFCSE	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C102h	MPC	CS Output Pin Select Register 0	PFCSS0	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C104h	MPC	Address Output Enable Register 0	PFAOE0	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C105h	MPC	Address Output Enable Register 1	PFAOE1	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C106h	MPC	External Bus Control Register 0	PFBCR0	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C107h	MPC	External Bus Control Register 1	PFBCR1	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C108h	MPC	External Bus Control Register 2	PFBCR2	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C109h	MPC	External Bus Control Register 3	PFBCR3	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C10Ah	MPC	External Bus Control Register 4	PFBCR4	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C11Fh	MPC	Write-Protect Register	PWPR	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C12Fh	PORT7	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C130h	PORT8	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C131h	PORT9	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C133h	PORTB	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C135h	PORTD	Drive Capacity Control Register 2	DSCR2	8	8	2, 3 PCLKB	2 ICLK	section 20
0008 C140h	MPC	P00 Pin Function Control Register	P00PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C141h	MPC	P01 Pin Function Control Register	P01PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C148h	MPC	P10 Pin Function Control Register	P10PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C149h	MPC	P11 Pin Function Control Register	P11PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C14Ah	MPC	P12 Pin Function Control Register	P12PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C14Bh	MPC	P13 Pin Function Control Register	P13PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C14Ch	MPC	P14 Pin Function Control Register	P14PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C14Dh	MPC	P15 Pin Function Control Register	P15PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C14Eh	MPC	P16 Pin Function Control Register	P16PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C14Fh	MPC	P17 Pin Function Control Register	P17PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C150h	MPC	P20 Pin Function Control Register	P20PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C151h	MPC	P21 Pin Function Control Register	P21PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C152h	MPC	P22 Pin Function Control Register	P22PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C153h	MPC	P23 Pin Function Control Register	P23PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C154h	MPC	P24 Pin Function Control Register	P24PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C155h	MPC	P25 Pin Function Control Register	P25PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C156h	MPC	P26 Pin Function Control Register	P26PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C157h	MPC	P27 Pin Function Control Register	P27PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C158h	MPC	P30 Pin Function Control Register	P30PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C159h	MPC	P31 Pin Function Control Register	P31PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C15Ah	MPC	P32 Pin Function Control Register	P32PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C15Bh	MPC	P33 Pin Function Control Register	P33PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C15Ch	MPC	P34 Pin Function Control Register	P34PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C15Dh	MPC	P35 Pin Function Control Register	P35PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C160h	MPC	P40 Pin Function Control Register	P40PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C161h	MPC	P41 Pin Function Control Register	P41PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C162h	MPC	P42 Pin Function Control Register	P42PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C163h	MPC	P43 Pin Function Control Register	P43PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C164h	MPC	P44 Pin Function Control Register	P44PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C165h	MPC	P45 Pin Function Control Register	P45PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C166h	MPC	P46 Pin Function Control Register	P46PFS	8	8	2, 3 PCLKB	2 ICLK	section 21

Table 5.1 List of I/O Registers (Address Order) (24 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C167h	MPC	P47 Pin Function Control Register	P47PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C168h	MPC	P50 Pin Function Control Register	P50PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C169h	MPC	P51 Pin Function Control Register	P51PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C16Ah	MPC	P52 Pin Function Control Register	P52PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C16Bh	MPC	P53 Pin Function Control Register	P53PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C16Ch	MPC	P54 Pin Function Control Register	P54PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C16Dh	MPC	P55 Pin Function Control Register	P55PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C170h	MPC	P60 Pin Function Control Register	P60PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C171h	MPC	P61 Pin Function Control Register	P61PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C172h	MPC	P62 Pin Function Control Register	P62PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C173h	MPC	P61 Pin Function Control Register	P63PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C174h	MPC	P61 Pin Function Control Register	P64PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C175h	MPC	P61 Pin Function Control Register	P65PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C178h	MPC	P70 Pin Function Control Register	P70PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C179h	MPC	P71 Pin Function Control Register	P71PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C17Ah	MPC	P72 Pin Function Control Register	P72PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C17Bh	MPC	P73 Pin Function Control Register	P73PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C17Ch	MPC	P74 Pin Function Control Register	P74PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C17Dh	MPC	P75 Pin Function Control Register	P75PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C17Eh	MPC	P76 Pin Function Control Register	P76PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C180h	MPC	P80 Pin Function Control Register	P80PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C181h	MPC	P81 Pin Function Control Register	P81PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C182h	MPC	P82 Pin Function Control Register	P82PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C188h	MPC	P90 Pin Function Control Register	P90PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C189h	MPC	P91 Pin Function Control Register	P91PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C18Ah	MPC	P92 Pin Function Control Register	P92PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C18Bh	MPC	P93 Pin Function Control Register	P93PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C18Ch	MPC	P94 Pin Function Control Register	P94PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C18Dh	MPC	P95 Pin Function Control Register	P95PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C18Eh	MPC	P96 Pin Function Control Register	P96PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C190h	MPC	PA0 Pin Function Control Register	PA0PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C191h	MPC	PA1 Pin Function Control Register	PA1PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C192h	MPC	PA2 Pin Function Control Register	PA2PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C193h	MPC	PA3 Pin Function Control Register	PA3PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C194h	MPC	PA4 Pin Function Control Register	PA4PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C195h	MPC	PA5 Pin Function Control Register	PA5PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C196h	MPC	PA6 Pin Function Control Register	PA6PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C197h	MPC	PA7 Pin Function Control Register	PA7PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C198h	MPC	PB0 Pin Function Control Register	PB0PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C199h	MPC	PB1 Pin Function Control Register	PB1PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C19Ah	MPC	PB2 Pin Function Control Register	PB2PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C19Bh	MPC	PB3 Pin Function Control Register	PB3PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C19Ch	MPC	PB4 Pin Function Control Register	PB4PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C19Dh	MPC	PB5 Pin Function Control Register	PB5PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C19Eh	MPC	PB6 Pin Function Control Register	PB6PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C19Fh	MPC	PB7 Pin Function Control Register	PB7PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1A0h	MPC	PC0 Pin Function Control Register	PC0PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1A1h	MPC	PC1 Pin Function Control Register	PC1PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1A2h	MPC	PC2 Pin Function Control Register	PC2PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1A3h	MPC	PC3 Pin Function Control Register	PC3PFS	8	8	2, 3 PCLKB	2 ICLK	section 21

Table 5.1 List of I/O Registers (Address Order) (25 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C1A4h	MPC	PC4 Pin Function Control Register	PC4PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1A5h	MPC	PC5 Pin Function Control Register	PC5PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1A6h	MPC	PC6 Pin Function Control Register	PC6PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1A8h	MPC	PD0 Pin Function Control Register	PD0PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1A9h	MPC	PD1 Pin Function Control Register	PD1PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1AAh	MPC	PD2 Pin Function Control Register	PD2PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1ABh	MPC	PD3 Pin Function Control Register	PD3PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1ACh	MPC	PD4 Pin Function Control Register	PD4PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1ADh	MPC	PD5 Pin Function Control Register	PD5PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1AEh	MPC	PD6 Pin Function Control Register	PD6PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1AFh	MPC	PD7 Pin Function Control Register	PD7PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1B0h	MPC	PE0 Pin Function Control Register	PE0PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1B1h	MPC	PE1 Pin Function Control Register	PE1PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1B2h	MPC	PE2 Pin Function Control Register	PE2PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1B3h	MPC	PE3 Pin Function Control Register	PE3PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1B4h	MPC	PE4 Pin Function Control Register	PE4PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1B5h	MPC	PE5 Pin Function Control Register	PE5PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1B6h	MPC	PE6 Pin Function Control Register	PE6PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1B8h	MPC	PF0 Pin Function Control Register	PF0PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1B9h	MPC	PF1 Pin Function Control Register	PF1PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1BAh	MPC	PF2 Pin Function Control Register	PF2PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1BBh	MPC	PF3 Pin Function Control Register	PF3PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1C0h	MPC	PG0 Pin Function Control Register	PG0PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1C1h	MPC	PG1 Pin Function Control Register	PG1PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1C2h	MPC	PG2 Pin Function Control Register	PG2PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1C8h	MPC	PH0 Pin Function Control Register	PH0PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1C9h	MPC	PH1 Pin Function Control Register	PH1PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1CAh	MPC	PH2 Pin Function Control Register	PH2PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1CBh	MPC	PH3 Pin Function Control Register	PH3PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1CCh	MPC	PH4 Pin Function Control Register	PH4PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1CDh	MPC	PH5 Pin Function Control Register	PH5PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1CEh	MPC	PH6 Pin Function Control Register	PH6PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1CFh	MPC	PH7 Pin Function Control Register	PH7PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1D8h	MPC	PK0 Pin Function Control Register	PK0PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1D9h	MPC	PK1 Pin Function Control Register	PK1PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C1DAh	MPC	PK2 Pin Function Control Register	PK2PFS	8	8	2, 3 PCLKB	2 ICLK	section 21
0008 C280h	SYSTEM	Deep Standby Control Register	DPSBYCR	8	8	4, 5 PCLKB	2, 3 ICLK	section 11
0008 C282h	SYSTEM	Deep Standby Interrupt Enable Register 0	DPSIER0	8	8	4, 5 PCLKB	2, 3 ICLK	section 11
0008 C283h	SYSTEM	Deep Standby Interrupt Enable Register 1	DPSIER1	8	8	4, 5 PCLKB	2, 3 ICLK	section 11
0008 C284h	SYSTEM	Deep Standby Interrupt Enable Register 2	DPSIER2	8	8	4, 5 PCLKB	2, 3 ICLK	section 11
0008 C286h	SYSTEM	Deep Standby Interrupt Flag Register 0	DPSIFR0	8	8	4, 5 PCLKB	2, 3 ICLK	section 11
0008 C287h	SYSTEM	Deep Standby Interrupt Flag Register 1	DPSIFR1	8	8	4, 5 PCLKB	2, 3 ICLK	section 11
0008 C288h	SYSTEM	Deep Standby Interrupt Flag Register 2	DPSIFR2	8	8	4, 5 PCLKB	2, 3 ICLK	section 11
0008 C28Ah	SYSTEM	Deep Standby Interrupt Edge Register 0	DPSIEGR0	8	8	4, 5 PCLKB	2, 3 ICLK	section 11
0008 C28Bh	SYSTEM	Deep Standby Interrupt Edge Register 1	DPSIEGR1	8	8	4, 5 PCLKB	2, 3 ICLK	section 11
0008 C28Ch	SYSTEM	Deep Standby Interrupt Edge Register 2	DPSIEGR2	8	8	4, 5 PCLKB	2, 3 ICLK	section 11
0008 C290h	SYSTEM	Reset Status Register 0	RSTSR0	8	8	4, 5 PCLKB	2, 3 ICLK	section 6
0008 C291h	SYSTEM	Reset Status Register 1	RSTSR1	8	8	4, 5 PCLKB	2, 3 ICLK	section 6
0008 C293h	SYSTEM	Main Clock Oscillator Function Control Register	MOFCR	8	8	4, 5 PCLKB	2, 3 ICLK	section 9

Table 5.1 List of I/O Registers (Address Order) (26 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C294h	SYSTEM	High-Speed On-Chip Oscillator Power Supply Control Register	HOCOPCR	8	8	4, 5 PCLKB	2, 3 ICLK	section 9
0008 C295h	SYSTEM	Voltage Level Setting Register	VOLSR	8	8	4, 5 PCLKB	2, 3 ICLK	section 9
0008 C296h	FLASH	Flash P/E Protect Register	FWEPROR	8	8	4, 5 PCLKB	2, 3 ICLK	section 44
0008 C297h	SYSTEM	Voltage Monitoring Circuit Control Register	LVCMPCR	8	8	4, 5 PCLKB	2, 3 ICLK	section 8
0008 C298h	SYSTEM	Voltage Detection Level Select Register	LVDLVLR	8	8	4, 5 PCLKB	2, 3 ICLK	section 8
0008 C29Ah	SYSTEM	Voltage Monitoring 1 Circuit Control Register 0	LVD1CR0	8	8	4, 5 PCLKB	2, 3 ICLK	section 8
0008 C29Bh	SYSTEM	Voltage Monitoring 2 Circuit Control Register 0	LVD2CR0	8	8	4, 5 PCLKB	2, 3 ICLK	section 8
0008 C2A0h to 0008 C2BFh	SYSTEM	Deep Standby Backup Register 0 to Deep Standby Backup Register 31	DPSBKR0 to DPSBKR31	8	8	4, 5 PCLKB	2, 3 ICLK	section 11
0009 0200h to 0009 03FFh	CANO	Mailbox Register 0 to Mailbox Register 31	MB0 to MB31	128	8, 16, 32*2	2, 3 PCLKB	2 ICLK	section 34
0009 0400h to 0009 041Fh	CANO	Mask Register 0 to Mask Register 7	MKR0 to MKR7	32	8, 16, 32	2, 3 PCLKB	2 ICLK	section 34
0009 0420h	CANO	FIFO Received ID Compare Register 0	FIDCR0	32	8, 16, 32	2, 3 PCLKB	2 ICLK	section 34
0009 0424h	CANO	FIFO Received ID Compare Register 1	FIDCR1	32	8, 16, 32	2, 3 PCLKB	2 ICLK	section 34
0009 0428h	CANO	Mask Invalid Register	MKIVLR	32	8, 16, 32	2, 3 PCLKB	2 ICLK	section 34
0009 042Ch	CANO	Mailbox Interrupt Enable Register	MIER	32	8, 16, 32	2, 3 PCLKB	2 ICLK	section 34
0009 0820h to 0009 083Fh	CANO	Message Control Register 0 to Message Control Register 31	MCTL0 to MCTL31	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 0840h	CANO	Control Register	CTLR	16	8, 16	2, 3 PCLKB	2 ICLK	section 34
0009 0842h	CANO	Status Register	STR	16	8, 16	2, 3 PCLKB	2 ICLK	section 34
0009 0844h	CANO	Bit Configuration Register	BCR	32	8, 16, 32	2, 3 PCLKB	2 ICLK	section 34
0009 0848h	CANO	Receive FIFO Control Register	RFCR	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 0849h	CANO	Receive FIFO Pointer Control Register	RFPCR	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 084Ah	CANO	Transmit FIFO Control Register	TFCR	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 084Bh	CANO	Transmit FIFO Pointer Control Register	TFPCR	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 084Ch	CANO	Error Interrupt Enable Register	EIER	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 084Dh	CANO	Error Interrupt Factor Judge Register	EIFR	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 084Eh	CANO	Receive Error Count Register	RECR	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 084Fh	CANO	Transmit Error Count Register	TECR	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 0850h	CANO	Error Code Store Register	ECSR	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 0851h	CANO	Channel Search Support Register	CSSR	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 0852h	CANO	Mailbox Search Status Register	MSSR	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 0853h	CANO	Mailbox Search Mode Register	MSMR	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 0854h	CANO	Time Stamp Register	TSR	16	16	2, 3 PCLKB	2 ICLK	section 34
0009 0856h	CANO	Acceptance Filter Support Register	AFSR	16	16	2, 3 PCLKB	2 ICLK	section 34
0009 0858h	CANO	Test Control Register	TCR	8	8	2, 3 PCLKB	2 ICLK	section 34
0009 E000h	POEG	POEG Group A Setting Register	POEGGA	32	32	2, 3 PCLKB	2 ICLK	section 26
0009 E040h	POEG	GPTW Output Stopping Control Group A Write Protection Register	GTONCWPA	16	16	2, 3 PCLKB	2 ICLK	section 26
0009 E044h	POEG	GPTW Output Stopping Control Group A Controlling Register	GTONCCRA	16	16	2, 3 PCLKB	2 ICLK	section 26
0009 E100h	POEG	POEG Group B Setting Register	POEGGB	32	32	2, 3 PCLKB	2 ICLK	section 26
0009 E140h	POEG	GPTW Output Stopping Control Group B Write Protection Register	GTONCWPB	16	16	2, 3 PCLKB	2 ICLK	section 26
0009 E144h	POEG	GPTW Output Stopping Control Group B Controlling Register	GTONCCRB	16	16	2, 3 PCLKB	2 ICLK	section 26
0009 E200h	POEG	POEG Group C Setting Register	POEGGC	32	32	2, 3 PCLKB	2 ICLK	section 26
0009 E240h	POEG	GPTW Output Stopping Control Group C Write Protection Register	GTONCWPC	16	16	2, 3 PCLKB	2 ICLK	section 26
0009 E244h	POEG	GPTW Output Stopping Control Group C Controlling Register	GTONCCRC	16	16	2, 3 PCLKB	2 ICLK	section 26
0009 E300h	POEG	POEG Group D Setting Register	POEGGD	32	32	2, 3 PCLKB	2 ICLK	section 26

Table 5.1 List of I/O Registers (Address Order) (27 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0009 E340h	POEG	GPTW Output Stopping Control Group D Write Protection Register	GTONCWPD	16	16	2, 3 PCLKB	2 ICLK	section 26
0009 E344h	POEG	GPTW Output Stopping Control Group D Controlling Register	GTONCCRD	16	16	2, 3 PCLKB	2 ICLK	section 26
0009 E400h	POE	Input Level Control/Status Register 1	ICSR1	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E402h	POE	Output Level Control/Status Register 1	OCSR1	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E404h	POE	Input Level Control/Status Register 2	ICSR2	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E406h	POE	Output Level Control/Status Register 2	OCSR2	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E408h	POE	Input Level Control/Status Register 3	ICSR3	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E40Bh	POE	Port Output Enable Control Register 1	POECR1	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E40Ch	POE	Port Output Enable Control Register 2	POECR2	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E40Eh	POE	Port Output Enable Control Register 3	POECR3	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E410h	POE	Port Output Enable Control Register 4	POECR4	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E412h	POE	Port Output Enable Control Register 5	POECR5	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E414h	POE	Port Output Enable Control Register 6	POECR6	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E416h	POE	Input Level Control/Status Register 4	ICSR4	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E418h	POE	Input Level Control/Status Register 5	ICSR5	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E41Ah	POE	Active Level Setting Register 1	ALR1	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E41Ch	POE	Input Level Control/Status Register 6	ICSR6	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E41Eh	POE	Active Level Setting Register 2	ALR2	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E420h	POE	Input Level Control/Status Register 7	ICSR7	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E422h	POE	Port Output Enable Control Register 7	POECR7	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E424h	POE	Port Output Enable Control Register 8	POECR8	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E426h	POE	Port Output Enable Comparator Output Detection Flag Register	POECMPFR	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E428h	POE	Port Output Enable Comparator Request Select Register	POECMPSEL	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E42Ah	POE	Output Level Control/Status Register 3	OCSR3	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E42Ch	POE	Active Level Setting Register 3	ALR3	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E42Eh	POE	Software Port Output Enable Register	SPOER	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E430h	POE	Port Mode Mask Control Register 0	PMMCR0	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E432h	POE	Port Mode Mask Control Register 1	PMMCR1	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E434h	POE	Port Mode Mask Control Register 2	PMMCR2	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E436h	POE	Port Mode Mask Control Register 3	PMMCR3	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E438h	POE	Port Output Enable Comparator Request Extended Selection Register 0	POECMPEX0	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E439h	POE	Port Output Enable Comparator Request Extended Selection Register 1	POECMPEX1	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E43Ah	POE	Port Output Enable Comparator Request Extended Selection Register 2	POECMPEX2	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E43Bh	POE	Port Output Enable Comparator Request Extended Selection Register 3	POECMPEX3	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E43Ch	POE	Port Output Enable Comparator Request Extended Selection Register 4	POECMPEX4	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E43Dh	POE	Port Output Enable Comparator Request Extended Selection Register 5	POECMPEX5	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E440h	POE	Input Level Control/Status Register 8	ICSR8	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E442h	POE	Input Level Control/Status Register 9	ICSR9	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E444h	POE	Input Level Control/Status Register 10	ICSR10	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E446h	POE	Output Level Control/Status Register 4	OCSR4	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E448h	POE	Output Level Control/Status Register 5	OCSR5	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E44Ah	POE	Active Level Setting Register 4	ALR4	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E44Ch	POE	Active Level Setting Register 5	ALR5	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E44Eh	POE	Port Output Enable Control Register 4B	POECR4B	16	16	2, 3 PCLKB	2 ICLK	section 23

Table 5.1 List of I/O Registers (Address Order) (28 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
0009 E450h	POE	Port Output Enable Control Register 6B	POECR6B	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E452h	POE	Port Output Enable Control Register 9	POECR9	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E454h	POE	Port Output Enable Control Register 10	POECR10	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E456h	POE	Port Output Enable Control Register 11	POECR11	16	16	2, 3 PCLKB	2 ICLK	section 23
0009 E458h	POE	Port Output Enable Comparator Request Extended Selection Register 6	POECMPEX6	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E459h	POE	Port Output Enable Comparator Request Extended Selection Register 7	POECMPEX7	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E45Ah	POE	Port Output Enable Comparator Request Extended Selection Register 8	POECMPEX8	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E460h	POE	MTU0 Pin Select Register 1	M0SELR1	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E461h	POE	MTU0 Pin Select Register 2	M0SELR2	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E462h	POE	MTU3 Pin Select Register	M3SELR	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E463h	POE	MTU4 Pin Select Register 1	M4SELR1	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E464h	POE	MTU4 Pin Select Register 2	M4SELR2	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E465h	POE	MTU6 Pin Select Register	M6SELR	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E466h	POE	MTU7 Pin Select Register 1	M7SELR1	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E467h	POE	MTU7 Pin Select Register 2	M7SELR2	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E468h	POE	MTU9 Pin Select Register 1	M9SELR1	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E469h	POE	MTU9 Pin Select Register 2	M9SELR2	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E46Ah	POE	GPTW0 Pin Select Register	G0SELR	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E46Bh	POE	GPTW1 Pin Select Register	G1SELR	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E46Ch	POE	GPTW2 Pin Select Register	G2SELR	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E46Dh	POE	GPTW3 Pin Select Register	G3SELR	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E46Eh	POE	GPTW4 Pin Select Register	G4SELR	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E46Fh	POE	GPTW5 Pin Select Register	G5SELR	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E470h	POE	GPTW6 Pin Select Register	G6SELR	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E471h	POE	GPTW7 Pin Select Register	G7SELR	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E472h	POE	GPTW8 Pin Select Register	G8SELR	8	8	2, 3 PCLKB	2 ICLK	section 23
0009 E473h	POE	GPTW9 Pin Select Register	G9SELR	8	8	2, 3 PCLKB	2 ICLK	section 23
000A 0000h	USB0	System Configuration Control Register	SYSCFG	16	16	3, 4 PCLKB	2 ICLK	section 31
000A 0004h	USB0	System Configuration Status Register 0	SYSSTS0	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0008h	USB0	Device State Control Register 0	DVSTCTR0	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0014h	USB0	CFIFO Port Register	CFIFO	16	8, 16	3, 4 PCLKB	2 ICLK	section 31
000A 0018h	USB0	D0FIFO Port Register	D0FIFO	16	8, 16	3, 4 PCLKB	2 ICLK	section 31
000A 001Ch	USB0	D1FIFO Port Register	D1FIFO	16	8, 16	3, 4 PCLKB	2 ICLK	section 31
000A 0020h	USB0	CFIFO Port Select Register	CFIFOSEL	16	16	3, 4 PCLKB	2 ICLK	section 31
000A 0022h	USB0	CFIFO Port Control Register	CFIFOCTR	16	16	3, 4 PCLKB	2 ICLK	section 31
000A 0028h	USB0	D0FIFO Port Select Register	D0FIFOSEL	16	16	3, 4 PCLKB	2 ICLK	section 31
000A 002Ah	USB0	D0FIFO Port Control Register	D0FIFOCTR	16	16	3, 4 PCLKB	2 ICLK	section 31
000A 002Ch	USB0	D1FIFO Port Select Register	D1FIFOSEL	16	16	3, 4 PCLKB	2 ICLK	section 31
000A 002Eh	USB0	D1FIFO Port Control Register	D1FIFOCTR	16	16	3, 4 PCLKB	2 ICLK	section 31
000A 0030h	USB0	Interrupt Enable Register 0	INTENB0	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31

Table 5.1 List of I/O Registers (Address Order) (29 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000A 0032h	USB0	Interrupt Enable Register 1	INTENB1	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0036h	USB0	BRDY Interrupt Enable Register	BRDYENB	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0038h	USB0	NRDY Interrupt Enable Register	NRDYENB	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 003Ah	USB0	BEMP Interrupt Enable Register	BEMPENB	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 003Ch	USB0	SOF Output Configuration Register	SOFCFG	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0040h	USB0	Interrupt Status Register 0	INTSTS0	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0042h	USB0	Interrupt Status Register 1	INTSTS1	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0046h	USB0	BRDY Interrupt Status Register	BRDYSTS	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0048h	USB0	NRDY Interrupt Status Register	NRDYSTS	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 004Ah	USB0	BEMP Interrupt Status Register	BEMPSTS	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 004Ch	USB0	Frame Number Register	FRMNUM	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0054h	USB0	USB Request Type Register	USBREQ	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0056h	USB0	USB Request Value Register	USBVAL	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0058h	USB0	USB Request Index Register	USBINDX	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 005Ah	USB0	USB Request Length Register	USBLENG	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 005Ch	USB0	DCP Configuration Register	DCPCFG	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31

Table 5.1 List of I/O Registers (Address Order) (30 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000A 005Eh	USB0	DCP Maximum Packet Size Register	DCPMAXP	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0060h	USB0	DCP Control Register	DCPCTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0064h	USB0	Pipe Window Select Register	PIPESEL	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0068h	USB0	Pipe Configuration Register	PIPECFG	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 006Ch	USB0	Pipe Maximum Packet Size Register	PIPEMAXP	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 006Eh	USB0	Pipe Cycle Control Register	PIPEPERI	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0070h	USB0	Pipe 1 Control Register	PIPE1CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0072h	USB0	Pipe 2 Control Register	PIPE2CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0074h	USB0	Pipe 3 Control Register	PIPE3CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0076h	USB0	Pipe 4 Control Register	PIPE4CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0078h	USB0	Pipe 5 Control Register	PIPE5CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 007Ah	USB0	Pipe 6 Control Register	PIPE6CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 007Ch	USB0	Pipe 7 Control Register	PIPE7CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 007Eh	USB0	Pipe 8 Control Register	PIPE8CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0080h	USB0	Pipe 9 Control Register	PIPE9CTR	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0090h	USB0	Pipe 1 Transaction Counter Enable Register	PIPE1TRE	16	16	9 PCLKB or more	Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) ^{*1}	section 31

Table 5.1 List of I/O Registers (Address Order) (31 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK \geq PCLK	ICLK $<$ PCLK	
000A 0092h	USB0	Pipe 1 Transaction Counter Register	PIPE1TRN	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0094h	USB0	Pipe 2 Transaction Counter Enable Register	PIPE2TRE	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0096h	USB0	Pipe 2 Transaction Counter Register	PIPE2TRN	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0098h	USB0	Pipe 3 Transaction Counter Enable Register	PIPE3TRE	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 009Ah	USB0	Pipe 3 Transaction Counter Register	PIPE3TRN	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 009Ch	USB0	Pipe 4 Transaction Counter Enable Register	PIPE4TRE	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 009Eh	USB0	Pipe 4 Transaction Counter Register	PIPE4TRN	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 00A0h	USB0	Pipe 5 Transaction Counter Enable Register	PIPE5TRE	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 00A2h	USB0	Pipe 5 Transaction Counter Register	PIPE5TRN	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 00D0h	USB0	Device Address 0 Configuration Register	DEVADD0	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 00D2h	USB0	Device Address 1 Configuration Register	DEVADD1	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 00D4h	USB0	Device Address 2 Configuration Register	DEVADD2	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 00D6h	USB0	Device Address 3 Configuration Register	DEVADD3	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 00D8h	USB0	Device Address 4 Configuration Register	DEVADD4	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 00DAh	USB0	Device Address 5 Configuration Register	DEVADD5	16	16	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 00F0h	USB0	PHY Cross Point Adjustment Register	PHYSLEW	32	32	9 PCLKB or more	Frequency with $1 + 9 \times$ (frequency ratio of ICLK/PCLKB) ^{*1}	section 31
000A 0C80h	CMPC0	Comparator Control Register	CMPCTL	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0C84h	CMPC0	Comparator Input Select Register	CMPSEL0	8	8	1, 2 PCLKB	1, 2 ICLK	section 41

Table 5.1 List of I/O Registers (Address Order) (32 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000A 0C88h	CMPC0	Comparator Reference Voltage Select Register	CMPSEL1	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0C8Ch	CMPC0	Comparator Output Monitor Register	CMPMON	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0C90h	CMPC0	Comparator External Output Enable Register	CMPIOC	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CA0h	CMPC1	Comparator Control Register	CMPCTL	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CA4h	CMPC1	Comparator Input Select Register	CMPSEL0	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CA8h	CMPC1	Comparator Reference Voltage Select Register	CMPSEL1	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CACh	CMPC1	Comparator Output Monitor Register	CMPMON	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CB0h	CMPC1	Comparator External Output Enable Register	CMPIOC	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CC0h	CMPC2	Comparator Control Register	CMPCTL	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CC4h	CMPC2	Comparator Input Select Register	CMPSEL0	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CC8h	CMPC2	Comparator Reference Voltage Select Register	CMPSEL1	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CCCh	CMPC2	Comparator Output Monitor Register	CMPMON	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CD0h	CMPC2	Comparator External Output Enable Register	CMPIOC	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CE0h	CMPC3	Comparator Control Register	CMPCTL	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CE4h	CMPC3	Comparator Input Select Register	CMPSEL0	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CE8h	CMPC3	Comparator Reference Voltage Select Register	CMPSEL1	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CECh	CMPC3	Comparator Output Monitor Register	CMPMON	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0CF0h	CMPC3	Comparator External Output Enable Register	CMPIOC	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0D00h	CMPC4	Comparator Control Register	CMPCTL	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0D04h	CMPC4	Comparator Input Select Register	CMPSEL0	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0D08h	CMPC4	Comparator Reference Voltage Select Register	CMPSEL1	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0D0Ch	CMPC4	Comparator Output Monitor Register	CMPMON	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0D10h	CMPC4	Comparator External Output Enable Register	CMPIOC	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0D20h	CMPC5	Comparator Control Register	CMPCTL	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0D24h	CMPC5	Comparator Input Select Register	CMPSEL0	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0D28h	CMPC5	Comparator Reference Voltage Select Register	CMPSEL1	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0D2Ch	CMPC5	Comparator Output Monitor Register	CMPMON	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000A 0D30h	CMPC5	Comparator External Output Enable Register	CMPIOC	8	8	1, 2 PCLKB	1, 2 ICLK	section 41
000C 1200h	MTU3	Timer Control Register	TCR	8	8, 16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1201h	MTU4	Timer Control Register	TCR	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1202h	MTU3	Timer Mode Register 1	TMDR1	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1203h	MTU4	Timer Mode Register 1	TMDR1	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1204h	MTU3	Timer I/O Control Register H	TIORH	8	8, 16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1205h	MTU3	Timer I/O Control Register L	TIORL	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1206h	MTU4	Timer I/O Control Register H	TIORH	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1207h	MTU4	Timer I/O Control Register L	TIORL	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1208h	MTU3	Timer Interrupt Enable Register	TIER	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1209h	MTU4	Timer Interrupt Enable Register	TIER	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 120Ah	MTU	Timer Output Master Enable Register A	TOERA	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 120Dh	MTU	Timer Gate Control Register A	TGCRA	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 120Eh	MTU	Timer Output Control Register 1A	TOCR1A	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 120Fh	MTU	Timer Output Control Register 2A	TOCR2A	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1210h	MTU3	Timer Counter	TCNT	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1212h	MTU4	Timer Counter	TCNT	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1214h	MTU	Timer Period Data Register A	TCDRA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1216h	MTU	Timer Dead Time Data Register A	TDDRA	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1218h	MTU3	Timer General Register A	TGRA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 121Ah	MTU3	Timer General Register B	TGRB	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 121Ch	MTU4	Timer General Register A	TGRA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 121Eh	MTU4	Timer General Register B	TGRB	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22

Table 5.1 List of I/O Registers (Address Order) (33 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 1220h	MTU	Timer Subcounter A	TCNTSA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1222h	MTU	Timer Period Buffer Register A	TCBRA	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1224h	MTU3	Timer General Register C	TGRC	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1226h	MTU3	Timer General Register D	TGRD	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1228h	MTU4	Timer General Register C	TGRC	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 122Ah	MTU4	Timer General Register D	TGRD	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 122Ch	MTU3	Timer Status Register	TSR	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 122Dh	MTU4	Timer Status Register	TSR	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1230h	MTU	Timer Interrupt Skipping Set Register 1A	TITCR1A	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1231h	MTU	Timer Interrupt Skipping Counter 1A	TITCNT1A	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1232h	MTU	Timer Buffer Transfer Set Register A	TBTERA	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1234h	MTU	Timer Dead Time Enable Register A	TDERA	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1236h	MTU	Timer Output Level Buffer Register A	TOLBRA	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1238h	MTU3	Timer Buffer Operation Transfer Mode Register	TBTM	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1239h	MTU4	Timer Buffer Operation Transfer Mode Register	TBTM	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 123Ah	MTU	Timer Interrupt Skipping Mode Register A	TITMRA	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 123Bh	MTU	Timer Interrupt Skipping Set Register 2A	TITCR2A	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 123Ch	MTU	Timer Interrupt Skipping Counter 2A	TITCNT2A	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1240h	MTU4	Timer A/D Conversion Start Request Control Register	TADCR	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1244h	MTU4	Timer A/D Conversion Start Request Cycle Set Register A	TADCORA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1246h	MTU4	Timer A/D Conversion Start Request Cycle Set Register B	TADCORB	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1248h	MTU4	Timer A/D Conversion Start Request Cycle Set Buffer Register A	TADCOBRA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 124Ah	MTU4	Timer A/D Conversion Start Request Cycle Set Buffer Register B	TADCOBRB	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 124Ch	MTU3	Timer Control Register 2	TCR2	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 124Dh	MTU4	Timer Control Register 2	TCR2	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1260h	MTU	Timer Waveform Control Register A	TWCRA	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1270h	MTU	Timer Mode Register 2A	TMDR2A	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1272h	MTU3	Timer General Register E	TGRE	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1274h	MTU4	Timer General Register E	TGRE	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1276h	MTU4	Timer General Register F	TGRF	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1280h	MTU	Timer Start Register A	TSTRA	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1281h	MTU	Timer Synchronous Register A	TSYRA	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1282h	MTU	Timer Counter Synchronous Start Register	TCSYSTR	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1284h	MTU	Timer Read/Write Enable Register A	TRWERA	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1290h	MTU0	Noise Filter Control Register 0	NFCR0	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1291h	MTU1	Noise Filter Control Register 1	NFCR1	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1292h	MTU2	Noise Filter Control Register 2	NFCR2	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1293h	MTU3	Noise Filter Control Register 3	NFCR3	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1294h	MTU4	Noise Filter Control Register 4	NFCR4	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1296h	MTU9	Noise Filter Control Register 9	NFCR9	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1299h	MTU0	Noise Filter Control Register C	NFCRC	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1300h	MTU0	Timer Control Register	TCR	8	8, 16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1301h	MTU0	Timer Mode Register 1	TMDR1	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1302h	MTU0	Timer I/O Control Register H	TIORH	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1303h	MTU0	Timer I/O Control Register L	TIORL	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1304h	MTU0	Timer Interrupt Enable Register	TIER	8	8, 16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1306h	MTU0	Timer Counter	TCNT	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22

Table 5.1 List of I/O Registers (Address Order) (34 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 1308h	MTU0	Timer General Register A	TGRA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 130Ah	MTU0	Timer General Register B	TGRB	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 130Ch	MTU0	Timer General Register C	TGRC	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 130Eh	MTU0	Timer General Register D	TGRD	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1320h	MTU0	Timer General Register E	TGRE	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1322h	MTU0	Timer General Register F	TGRF	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1324h	MTU0	Timer Interrupt Enable Register 2	TIER2	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1326h	MTU0	Timer Buffer Operation Transfer Mode Register	TBTM	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1328h	MTU0	Timer Control Register 2	TCR2	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1380h	MTU1	Timer Control Register	TCR	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1381h	MTU1	Timer Mode Register 1	TMDR1	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1382h	MTU1	Timer I/O Control Register	TIOR	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1384h	MTU1	Timer Interrupt Enable Register	TIER	8	8, 16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1385h	MTU1	Timer Status Register	TSR	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1386h	MTU1	Timer Counter	TCNT	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1388h	MTU1	Timer General Register A	TGRA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 138Ah	MTU1	Timer General Register B	TGRB	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1390h	MTU1	Timer Input Capture Control Register	TICCR	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1391h	MTU1	Timer Mode Register 3	TMDR3	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1394h	MTU1	Timer Control Register 2	TCR2	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 13A0h	MTU1	Timer Longword Counter	TCNTLW	32	32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 13A4h	MTU1	Timer Longword General Register A	TGRALW	32	32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 13A8h	MTU1	Timer Longword General Register B	TGRBLW	32	32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1400h	MTU2	Timer Control Register	TCR	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1401h	MTU2	Timer Mode Register 1	TMDR1	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1402h	MTU2	Timer I/O Control Register	TIOR	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1404h	MTU2	Timer Interrupt Enable Register	TIER	8	8, 16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1405h	MTU2	Timer Status Register	TSR	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1406h	MTU2	Timer Counter	TCNT	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1408h	MTU2	Timer General Register A	TGRA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 140Ah	MTU2	Timer General Register B	TGRB	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 140Ch	MTU2	Timer Control Register 2	TCR2	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1580h	MTU9	Timer Control Register	TCR	8	8, 16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1581h	MTU9	Timer Mode Register 1	TMDR1	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1582h	MTU9	Timer I/O Control Register H	TIORH	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1583h	MTU9	Timer I/O Control Register L	TIORL	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1584h	MTU9	Timer Interrupt Enable Register	TIER	8	8, 16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1586h	MTU9	Timer Counter	TCNT	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1588h	MTU9	Timer General Register A	TGRA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 158Ah	MTU9	Timer General Register B	TGRB	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 158Ch	MTU9	Timer General Register C	TGRC	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 158Eh	MTU9	Timer General Register D	TGRD	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 15A0h	MTU9	Timer General Register E	TGRE	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 15A2h	MTU9	Timer General Register F	TGRF	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 15A4h	MTU9	Timer Interrupt Enable Register 2	TIER2	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 15A6h	MTU9	Timer Buffer Operation Transfer Mode Register	TBTM	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 15A8h	MTU9	Timer Control Register 2	TCR2	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A00h	MTU6	Timer Control Register	TCR	8	8, 16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A01h	MTU7	Timer Control Register	TCR	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A02h	MTU6	Timer Mode Register 1	TMDR1	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22

Table 5.1 List of I/O Registers (Address Order) (35 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 1A03h	MTU7	Timer Mode Register 1	TMDR1	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A04h	MTU6	Timer I/O Control Register H	TIORH	8	8, 16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A05h	MTU6	Timer I/O Control Register L	TIORL	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A06h	MTU7	Timer I/O Control Register H	TIORH	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A07h	MTU7	Timer I/O Control Register L	TIORL	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A08h	MTU6	Timer Interrupt Enable Register	TIER	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A09h	MTU7	Timer Interrupt Enable Register	TIER	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A0Ah	MTU	Timer Output Master Enable Register B	TOERB	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A0Dh	MTU	Timer Gate Control Register B	TGCRB	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A0Eh	MTU	Timer Output Control Register 1B	TOCR1B	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A0Fh	MTU	Timer Output Control Register 2B	TOCR2B	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A10h	MTU6	Timer Counter	TCNT	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A12h	MTU7	Timer Counter	TCNT	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A14h	MTU	Timer Period Data Register B	TCDRB	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A16h	MTU	Timer Dead Time Data Register B	TDDRb	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A18h	MTU6	Timer General Register A	TGRA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A1Ah	MTU6	Timer General Register B	TGRB	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A1Ch	MTU7	Timer General Register A	TGRA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A1Eh	MTU7	Timer General Register B	TGRB	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A20h	MTU	Timer Subcounter B	TCNTSB	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A22h	MTU	Timer Period Buffer Register B	TCBRB	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A24h	MTU6	Timer General Register C	TGRC	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A26h	MTU6	Timer General Register D	TGRD	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A28h	MTU7	Timer General Register C	TGRC	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A2Ah	MTU7	Timer General Register D	TGRD	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A2Ch	MTU6	Timer Status Register	TSR	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A2Dh	MTU7	Timer Status Register	TSR	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A30h	MTU	Timer Interrupt Skipping Set Register 1B	TITCR1B	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A31h	MTU	Timer Interrupt Skipping Counter 1B	TITCNT1B	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A32h	MTU	Timer Buffer Transfer Set Register B	TBTERB	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A34h	MTU	Timer Dead Time Enable Register B	TDERB	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A36h	MTU	Timer Output Level Buffer Register B	TOLBRB	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A38h	MTU6	Timer Buffer Operation Transfer Mode Register	TBTM	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A39h	MTU7	Timer Buffer Operation Transfer Mode Register	TBTM	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A3Ah	MTU	Timer Interrupt Skipping Mode Register B	TITMRB	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A3Bh	MTU	Timer Interrupt Skipping Set Register 2B	TITCR2B	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A3Ch	MTU	Timer Interrupt Skipping Counter 2B	TITCNT2B	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A40h	MTU7	Timer A/D Conversion Start Request Control Register	TADCR	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A44h	MTU7	Timer A/D Conversion Start Request Cycle Set Register A	TADCORA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A46h	MTU7	Timer A/D Conversion Start Request Cycle Set Register B	TADCORB	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A48h	MTU7	Timer A/D Conversion Start Request Cycle Set Buffer Register A	TADCOBRA	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A4Ah	MTU7	Timer A/D Conversion Start Request Cycle Set Buffer Register B	TADCOBRB	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A4Ch	MTU6	Timer Control Register 2	TCR2	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A4Dh	MTU7	Timer Control Register 2	TCR2	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A50h	MTU6	Timer Synchronous Clear Register	TSYCR	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A60h	MTU	Timer Waveform Control Register B	TWCRB	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A70h	MTU	Timer Mode Register 2B	TMDR2B	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22

Table 5.1 List of I/O Registers (Address Order) (36 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 1A72h	MTU6	Timer General Register E	TGRE	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A74h	MTU7	Timer General Register E	TGRE	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A76h	MTU7	Timer General Register F	TGRF	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A80h	MTU	Timer Start Register B	TSTRB	8	8, 16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A81h	MTU	Timer Synchronous Register B	TSYRB	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A84h	MTU	Timer Read/Write Enable Register B	TRWERB	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A93h	MTU6	Noise Filter Control Register 6	NFCR6	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A94h	MTU7	Noise Filter Control Register 7	NFCR7	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1A95h	MTU5	Noise Filter Control Register 5	NFCR5	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1C80h	MTU5	Timer Counter U	TCNTU	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1C82h	MTU5	Timer General Register U	TGRU	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1C84h	MTU5	Timer Control Register U	TCRU	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1C85h	MTU5	Timer Control Register 2U	TCR2U	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1C86h	MTU5	Timer I/O Control Register U	TIORU	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1C90h	MTU5	Timer Counter V	TCNTV	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1C92h	MTU5	Timer General Register V	TGRV	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1C94h	MTU5	Timer Control Register V	TCRV	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1C95h	MTU5	Timer Control Register 2V	TCR2V	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1C96h	MTU5	Timer I/O Control Register V	TIORV	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1CA0h	MTU5	Timer Counter W	TCNTW	16	16, 32	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1CA2h	MTU5	Timer General Register W	TGRW	16	16	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1CA4h	MTU5	Timer Control Register W	TCRW	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1CA5h	MTU5	Timer Control Register 2W	TCR2W	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1CA6h	MTU5	Timer I/O Control Register W	TIORW	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1CB2h	MTU5	Timer Interrupt Enable Register	TIER	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1CB4h	MTU5	Timer Start Register	TSTR	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1CB6h	MTU5	Timer Compare Match Clear Register	TCNTCMPCLR	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1D30h	MTU	A/D Conversion Start Request Select Register 0	TADSTRGR0	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 1D32h	MTU	A/D Conversion Start Request Select Register 1	TADSTRGR1	8	8	4 to 7 PCLKA	2 to 4 ICLK	section 22
000C 2000h	GPTW0	General PWM Timer Write-Protection Register	GTWP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2004h	GPTW0	General PWM Timer Software Start Register	GTSTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2008h	GPTW0	General PWM Timer Software Stop Register	GTSTP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 200Ch	GPTW0	General PWM Timer Software Clear Register	GTCLR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2010h	GPTW0	General PWM Timer Start Source Select Register	GTSSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2014h	GPTW0	General PWM Timer Stop Source Select Register	GTSPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2018h	GPTW0	General PWM Timer Clear Source Select Register	GTCSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 201Ch	GPTW0	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2020h	GPTW0	General PWM Timer Count-Down Source Select Register	GTDNSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2024h	GPTW0	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2028h	GPTW0	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 202Ch	GPTW0	General PWM Timer Control Register	GTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2030h	GPTW0	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2034h	GPTW0	General PWM Timer I/O Control Register	GTIOR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2038h	GPTW0	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 203Ch	GPTW0	General PWM Timer Status Register	GTST	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2040h	GPTW0	General PWM Timer Buffer Enable Register	GTBER	32	32	4, 5 PCLKA	2, 3 ICLK	section 24

Table 5.1 List of I/O Registers (Address Order) (37 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 2044h	GPTW0	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2048h	GPTW0	General PWM Timer Counter	GTCNT	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 204Ch	GPTW0	General PWM Timer Compare Capture Register A	GTCCRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2050h	GPTW0	General PWM Timer Compare Capture Register B	GTCCRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2054h	GPTW0	General PWM Timer Compare Capture Register C	GTCCRC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2058h	GPTW0	General PWM Timer Compare Capture Register E	GTCCRE	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 205Ch	GPTW0	General PWM Timer Compare Capture Register D	GTCCRD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2060h	GPTW0	General PWM Timer Compare Capture Register F	GTCCRF	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2064h	GPTW0	General PWM Timer Period Setting Register	GTPR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2068h	GPTW0	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 206Ch	GPTW0	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2070h	GPTW0	A/D Converter Start Request Timing Register A	GTADTRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2074h	GPTW0	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2078h	GPTW0	A/D Converter Start Request Timing Double-Buffer Register A	GTADTDBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 207Ch	GPTW0	A/D Converter Start Request Timing Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2080h	GPTW0	A/D Converter Start Request Timing Buffer Register B	GTADTBRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2084h	GPTW0	A/D Converter Start Request Timing Double-Buffer Register B	GTADTDBRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2088h	GPTW0	General PWM Timer Dead Time Control Register	GTDTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 208Ch	GPTW0	General PWM Timer Dead Time Value Register U	GTDVU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2090h	GPTW0	General PWM Timer Dead Time Value Register D	GTDVD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2094h	GPTW0	General PWM Timer Dead Time Value Buffer Register U	GTDBU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2098h	GPTW0	General PWM Timer Dead Time Value Buffer Register D	GTDBD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 209Ch	GPTW0	General PWM Timer Output Protection Function Status Register	GTSOS	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 20A0h	GPTW0	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 20A4h	GPTW0	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GTADSMR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 20A8h	GPTW0	General PWM Timer Extended Interrupt Skipping Counter Control Register	GTEITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 20ACh	GPTW0	General PWM Timer Extended Interrupt Skipping Setting Register 1	GTEITLI1	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 20B0h	GPTW0	General PWM Timer Extended Interrupt Skipping Setting Register 2	GTEITLI2	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 20B4h	GPTW0	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GTEITLB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 20D0h	GPTW0	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GTSECSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 20D4h	GPTW0	General PWM Timer Operation Enable Bit Simultaneous Control Register	GTSECR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2100h	GPTW1	General PWM Timer Write-Protection Register	GTWP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2104h	GPTW1	General PWM Timer Software Start Register	GTSTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2108h	GPTW1	General PWM Timer Software Stop Register	GTSTP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 210Ch	GPTW1	General PWM Timer Software Clear Register	GTCLR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2110h	GPTW1	General PWM Timer Start Source Select Register	GTSSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2114h	GPTW1	General PWM Timer Stop Source Select Register	GTPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2118h	GPTW1	General PWM Timer Clear Source Select Register	GTCSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 211Ch	GPTW1	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2120h	GPTW1	General PWM Timer Count-Down Source Select Register	GTDNSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24

Table 5.1 List of I/O Registers (Address Order) (38 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 2124h	GPTW1	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2128h	GPTW1	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 212Ch	GPTW1	General PWM Timer Control Register	GTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2130h	GPTW1	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2134h	GPTW1	General PWM Timer I/O Control Register	GTIOR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2138h	GPTW1	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 213Ch	GPTW1	General PWM Timer Status Register	GTST	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2140h	GPTW1	General PWM Timer Buffer Enable Register	GTBER	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2144h	GPTW1	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2148h	GPTW1	General PWM Timer Counter	GTCNT	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 214Ch	GPTW1	General PWM Timer Compare Capture Register A	GTCCRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2150h	GPTW1	General PWM Timer Compare Capture Register B	GTCCRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2154h	GPTW1	General PWM Timer Compare Capture Register C	GTCCRC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2158h	GPTW1	General PWM Timer Compare Capture Register E	GTCCRE	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 215Ch	GPTW1	General PWM Timer Compare Capture Register D	GTCCRD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2160h	GPTW1	General PWM Timer Compare Capture Register F	GTCCRF	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2164h	GPTW1	General PWM Timer Period Setting Register	GTPR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2168h	GPTW1	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 216Ch	GPTW1	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2170h	GPTW1	A/D Converter Start Request Timing Register A	GTADTRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2174h	GPTW1	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2178h	GPTW1	A/D Converter Start Request Timing Double-Buffer Register A	GTADTDBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 217Ch	GPTW1	A/D Converter Start Request Timing Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2180h	GPTW1	A/D Converter Start Request Timing Buffer Register B	GTADTBRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2184h	GPTW1	A/D Converter Start Request Timing Double-Buffer Register B	GTADTDBRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2188h	GPTW1	General PWM Timer Dead Time Control Register	GTDTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 218Ch	GPTW1	General PWM Timer Dead Time Value Register U	GTDVU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2190h	GPTW1	General PWM Timer Dead Time Value Register D	GTDVD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2194h	GPTW1	General PWM Timer Dead Time Value Buffer Register U	GTDBU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2198h	GPTW1	General PWM Timer Dead Time Value Buffer Register D	GTDBD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 219Ch	GPTW1	General PWM Timer Output Protection Function Status Register	GTSOS	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 21A0h	GPTW1	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 21A4h	GPTW1	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GTADSMR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 21A8h	GPTW1	General PWM Timer Extended Interrupt Skipping Counter Control Register	GTEITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 21ACh	GPTW1	General PWM Timer Extended Interrupt Skipping Setting Register 1	GTEITL1	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 21B0h	GPTW1	General PWM Timer Extended Interrupt Skipping Setting Register 2	GTEITL2	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 21B4h	GPTW1	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GTEITLB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 21D0h	GPTW1	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GTSECSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 21D4h	GPTW1	General PWM Timer Operation Enable Bit Simultaneous Control Register	GTSECR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24

Table 5.1 List of I/O Registers (Address Order) (39 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 2200h	GPTW2	General PWM Timer Write-Protection Register	GTWP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2204h	GPTW2	General PWM Timer Software Start Register	GTSTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2208h	GPTW2	General PWM Timer Software Stop Register	GTSTP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 220Ch	GPTW2	General PWM Timer Software Clear Register	GTCLR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2210h	GPTW2	General PWM Timer Start Source Select Register	GTSSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2214h	GPTW2	General PWM Timer Stop Source Select Register	GTPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2218h	GPTW2	General PWM Timer Clear Source Select Register	GTCSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 221Ch	GPTW2	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2220h	GPTW2	General PWM Timer Count-Down Source Select Register	GTDNSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2224h	GPTW2	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2228h	GPTW2	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 222Ch	GPTW2	General PWM Timer Control Register	GTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2230h	GPTW2	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2234h	GPTW2	General PWM Timer I/O Control Register	GTIOR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2238h	GPTW2	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 223Ch	GPTW2	General PWM Timer Status Register	GTST	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2240h	GPTW2	General PWM Timer Buffer Enable Register	GTBER	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2244h	GPTW2	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2248h	GPTW2	General PWM Timer Counter	GTCNT	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 224Ch	GPTW2	General PWM Timer Compare Capture Register A	GTCCRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2250h	GPTW2	General PWM Timer Compare Capture Register B	GTCCRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2254h	GPTW2	General PWM Timer Compare Capture Register C	GTCCRC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2258h	GPTW2	General PWM Timer Compare Capture Register E	GTCCRE	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 225Ch	GPTW2	General PWM Timer Compare Capture Register D	GTCCRD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2260h	GPTW2	General PWM Timer Compare Capture Register F	GTCCRF	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2264h	GPTW2	General PWM Timer Period Setting Register	GTPR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2268h	GPTW2	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 226Ch	GPTW2	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2270h	GPTW2	A/D Converter Start Request Timing Register A	GTADTRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2274h	GPTW2	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2278h	GPTW2	A/D Converter Start Request Timing Double-Buffer Register A	GTADTDBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 227Ch	GPTW2	A/D Converter Start Request Timing Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2280h	GPTW2	A/D Converter Start Request Timing Buffer Register B	GTADTB RB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2284h	GPTW2	A/D Converter Start Request Timing Double-Buffer Register B	GTADTDBRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2288h	GPTW2	General PWM Timer Dead Time Control Register	GTDTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 228Ch	GPTW2	General PWM Timer Dead Time Value Register U	GTDVU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2290h	GPTW2	General PWM Timer Dead Time Value Register D	GTDVD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2294h	GPTW2	General PWM Timer Dead Time Value Buffer Register U	GTDBU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2298h	GPTW2	General PWM Timer Dead Time Value Buffer Register D	GTDBD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 229Ch	GPTW2	General PWM Timer Output Protection Function Status Register	GTSOS	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 22A0h	GPTW2	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 22A4h	GPTW2	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GTADSMR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24

Table 5.1 List of I/O Registers (Address Order) (40 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 22A8h	GPTW2	General PWM Timer Extended Interrupt Skipping Counter Control Register	GTEITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 22ACh	GPTW2	General PWM Timer Extended Interrupt Skipping Setting Register 1	GTEITLI1	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 22B0h	GPTW2	General PWM Timer Extended Interrupt Skipping Setting Register 2	GTEITLI2	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 22B4h	GPTW2	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GTEITLB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 22D0h	GPTW2	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GTSECSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 22D4h	GPTW2	General PWM Timer Operation Enable Bit Simultaneous Control Register	GTSECR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2300h	GPTW3	General PWM Timer Write-Protection Register	GTWP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2304h	GPTW3	General PWM Timer Software Start Register	GTSTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2308h	GPTW3	General PWM Timer Software Stop Register	GTSTP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 230Ch	GPTW3	General PWM Timer Software Clear Register	GTCLR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2310h	GPTW3	General PWM Timer Start Source Select Register	GTSSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2314h	GPTW3	General PWM Timer Stop Source Select Register	GTPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2318h	GPTW3	General PWM Timer Clear Source Select Register	GTCSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 231Ch	GPTW3	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2320h	GPTW3	General PWM Timer Count-Down Source Select Register	GTDSNR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2324h	GPTW3	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2328h	GPTW3	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 232Ch	GPTW3	General PWM Timer Control Register	GTCCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2330h	GPTW3	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2334h	GPTW3	General PWM Timer I/O Control Register	GTIOR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2338h	GPTW3	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 233Ch	GPTW3	General PWM Timer Status Register	GTST	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2340h	GPTW3	General PWM Timer Buffer Enable Register	GTBER	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2344h	GPTW3	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2348h	GPTW3	General PWM Timer Counter	GTCNT	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 234Ch	GPTW3	General PWM Timer Compare Capture Register A	GTCCRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2350h	GPTW3	General PWM Timer Compare Capture Register B	GTCCRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2354h	GPTW3	General PWM Timer Compare Capture Register C	GTCCRC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2358h	GPTW3	General PWM Timer Compare Capture Register E	GTCCRE	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 235Ch	GPTW3	General PWM Timer Compare Capture Register D	GTCCRD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2360h	GPTW3	General PWM Timer Compare Capture Register F	GTCCRF	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2364h	GPTW3	General PWM Timer Period Setting Register	GTPR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2368h	GPTW3	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 236Ch	GPTW3	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2370h	GPTW3	A/D Converter Start Request Timing Register A	GTADTRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2374h	GPTW3	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2378h	GPTW3	A/D Converter Start Request Timing Double-Buffer Register A	GTADTDBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 237Ch	GPTW3	A/D Converter Start Request Timing Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2380h	GPTW3	A/D Converter Start Request Timing Buffer Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2384h	GPTW3	A/D Converter Start Request Timing Double-Buffer Register B	GTADTDBRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2388h	GPTW3	General PWM Timer Dead Time Control Register	GTDTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 238Ch	GPTW3	General PWM Timer Dead Time Value Register U	GTDVU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24

Table 5.1 List of I/O Registers (Address Order) (41 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 2390h	GPTW3	General PWM Timer Dead Time Value Register D	GTDVD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2394h	GPTW3	General PWM Timer Dead Time Value Buffer Register U	GTDBU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2398h	GPTW3	General PWM Timer Dead Time Value Buffer Register D	GTDBD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 239Ch	GPTW3	General PWM Timer Output Protection Function Status Register	GTSOS	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 23A0h	GPTW3	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 23A4h	GPTW3	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GTADSMR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 23A8h	GPTW3	General PWM Timer Extended Interrupt Skipping Counter Control Register	GTEITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 23ACh	GPTW3	General PWM Timer Extended Interrupt Skipping Setting Register 1	GTEITL1	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 23B0h	GPTW3	General PWM Timer Extended Interrupt Skipping Setting Register 2	GTEITL2	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 23B4h	GPTW3	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GTEITLB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 23D0h	GPTW3	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GTSECSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 23D4h	GPTW3	General PWM Timer Operation Enable Bit Simultaneous Control Register	GTSECR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2400h	GPTW4	General PWM Timer Write-Protection Register	GTWP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2404h	GPTW4	General PWM Timer Software Start Register	GTSTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2408h	GPTW4	General PWM Timer Software Stop Register	GTSTP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 240Ch	GPTW4	General PWM Timer Software Clear Register	GTCLR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2410h	GPTW4	General PWM Timer Start Source Select Register	GTSSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2414h	GPTW4	General PWM Timer Stop Source Select Register	GTPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2418h	GPTW4	General PWM Timer Clear Source Select Register	GTCSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 241Ch	GPTW4	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2420h	GPTW4	General PWM Timer Count-Down Source Select Register	GTDNSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2424h	GPTW4	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2428h	GPTW4	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 242Ch	GPTW4	General PWM Timer Control Register	GTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2430h	GPTW4	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2434h	GPTW4	General PWM Timer I/O Control Register	GTIOR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2438h	GPTW4	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 243Ch	GPTW4	General PWM Timer Status Register	GTST	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2440h	GPTW4	General PWM Timer Buffer Enable Register	GTBER	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2444h	GPTW4	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2448h	GPTW4	General PWM Timer Counter	GTCNT	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 244Ch	GPTW4	General PWM Timer Compare Capture Register A	GTCCRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2450h	GPTW4	General PWM Timer Compare Capture Register B	GTCCRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2454h	GPTW4	General PWM Timer Compare Capture Register C	GTCCRC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2458h	GPTW4	General PWM Timer Compare Capture Register E	GTCCRE	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 245Ch	GPTW4	General PWM Timer Compare Capture Register D	GTCCRD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2460h	GPTW4	General PWM Timer Compare Capture Register F	GTCCRF	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2464h	GPTW4	General PWM Timer Period Setting Register	GTPR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2468h	GPTW4	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 246Ch	GPTW4	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24

Table 5.1 List of I/O Registers (Address Order) (42 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 2470h	GPTW4	A/D Converter Start Request Timing Register A	GTADTRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2474h	GPTW4	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2478h	GPTW4	A/D Converter Start Request Timing Double-Buffer Register A	GTADTDBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 247Ch	GPTW4	A/D Converter Start Request Timing Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2480h	GPTW4	A/D Converter Start Request Timing Buffer Register B	GTADTBRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2484h	GPTW4	A/D Converter Start Request Timing Double-Buffer Register B	GTADTDBRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2488h	GPTW4	General PWM Timer Dead Time Control Register	GTDTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 248Ch	GPTW4	General PWM Timer Dead Time Value Register U	GTDVU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2490h	GPTW4	General PWM Timer Dead Time Value Register D	GTDVD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2494h	GPTW4	General PWM Timer Dead Time Value Buffer Register U	GTDBU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2498h	GPTW4	General PWM Timer Dead Time Value Buffer Register D	GTDBD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 249Ch	GPTW4	General PWM Timer Output Protection Function Status Register	GTSOS	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 24A0h	GPTW4	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 24A4h	GPTW4	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GTADSMR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 24A8h	GPTW4	General PWM Timer Extended Interrupt Skipping Counter Control Register	GTEITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 24ACh	GPTW4	General PWM Timer Extended Interrupt Skipping Setting Register 1	GTEITL1	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 24B0h	GPTW4	General PWM Timer Extended Interrupt Skipping Setting Register 2	GTEITL2	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 24B4h	GPTW4	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GTEITLB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 24D0h	GPTW4	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GTSECSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 24D4h	GPTW4	General PWM Timer Operation Enable Bit Simultaneous Control Register	GTSECR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2500h	GPTW5	General PWM Timer Write-Protection Register	GTWP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2504h	GPTW5	General PWM Timer Software Start Register	GTSTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2508h	GPTW5	General PWM Timer Software Stop Register	GTSTP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 250Ch	GPTW5	General PWM Timer Software Clear Register	GTCLR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2510h	GPTW5	General PWM Timer Start Source Select Register	GTSSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2514h	GPTW5	General PWM Timer Stop Source Select Register	GTPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2518h	GPTW5	General PWM Timer Clear Source Select Register	GTCSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 251Ch	GPTW5	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2520h	GPTW5	General PWM Timer Count-Down Source Select Register	GTDNSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2524h	GPTW5	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2528h	GPTW5	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 252Ch	GPTW5	General PWM Timer Control Register	GTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2530h	GPTW5	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2534h	GPTW5	General PWM Timer I/O Control Register	GTIOR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2538h	GPTW5	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 253Ch	GPTW5	General PWM Timer Status Register	GTST	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2540h	GPTW5	General PWM Timer Buffer Enable Register	GTBER	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2544h	GPTW5	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2548h	GPTW5	General PWM Timer Counter	GTCNT	32	32	4, 5 PCLKA	2, 3 ICLK	section 24

Table 5.1 List of I/O Registers (Address Order) (43 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 254Ch	GPTW5	General PWM Timer Compare Capture Register A	GTCCRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2550h	GPTW5	General PWM Timer Compare Capture Register B	GTCCRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2554h	GPTW5	General PWM Timer Compare Capture Register C	GTCCRC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2558h	GPTW5	General PWM Timer Compare Capture Register E	GTCCRE	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 255Ch	GPTW5	General PWM Timer Compare Capture Register D	GTCCRD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2560h	GPTW5	General PWM Timer Compare Capture Register F	GTCCRF	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2564h	GPTW5	General PWM Timer Period Setting Register	GTPR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2568h	GPTW5	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 256Ch	GPTW5	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2570h	GPTW5	A/D Converter Start Request Timing Register A	GTADTRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2574h	GPTW5	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2578h	GPTW5	A/D Converter Start Request Timing Double-Buffer Register A	GTADTDBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 257Ch	GPTW5	A/D Converter Start Request Timing Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2580h	GPTW5	A/D Converter Start Request Timing Buffer Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2584h	GPTW5	A/D Converter Start Request Timing Double-Buffer Register B	GTADTDBRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2588h	GPTW5	General PWM Timer Dead Time Control Register	GTDTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 258Ch	GPTW5	General PWM Timer Dead Time Value Register U	GTDVU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2590h	GPTW5	General PWM Timer Dead Time Value Register D	GTDVD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2594h	GPTW5	General PWM Timer Dead Time Value Buffer Register U	GTDBU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2598h	GPTW5	General PWM Timer Dead Time Value Buffer Register D	GTDBD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 259Ch	GPTW5	General PWM Timer Output Protection Function Status Register	GTSOS	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 25A0h	GPTW5	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 25A4h	GPTW5	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GTADSMR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 25A8h	GPTW5	General PWM Timer Extended Interrupt Skipping Counter Control Register	GTEITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 25ACh	GPTW5	General PWM Timer Extended Interrupt Skipping Setting Register 1	GTEITLI1	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 25B0h	GPTW5	General PWM Timer Extended Interrupt Skipping Setting Register 2	GTEITLI2	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 25B4h	GPTW5	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GTEITLB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 25D0h	GPTW5	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GTSECSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 25D4h	GPTW5	General PWM Timer Operation Enable Bit Simultaneous Control Register	GTSECR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2600h	GPTW6	General PWM Timer Write-Protection Register	GTWP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2604h	GPTW6	General PWM Timer Software Start Register	GTSTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2608h	GPTW6	General PWM Timer Software Stop Register	GTSTP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 260Ch	GPTW6	General PWM Timer Software Clear Register	GTCLR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2610h	GPTW6	General PWM Timer Start Source Select Register	GTSSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2614h	GPTW6	General PWM Timer Stop Source Select Register	GTPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2618h	GPTW6	General PWM Timer Clear Source Select Register	GTCSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 261Ch	GPTW6	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2620h	GPTW6	General PWM Timer Count-Down Source Select Register	GTDNSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2624h	GPTW6	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2628h	GPTW6	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24

Table 5.1 List of I/O Registers (Address Order) (44 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 262Ch	GPTW6	General PWM Timer Control Register	GTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2630h	GPTW6	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2634h	GPTW6	General PWM Timer I/O Control Register	GTIOR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2638h	GPTW6	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 263Ch	GPTW6	General PWM Timer Status Register	GTST	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2640h	GPTW6	General PWM Timer Buffer Enable Register	GTBER	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2644h	GPTW6	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2648h	GPTW6	General PWM Timer Counter	GTCNT	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 264Ch	GPTW6	General PWM Timer Compare Capture Register A	GTCCRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2650h	GPTW6	General PWM Timer Compare Capture Register B	GTCCRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2654h	GPTW6	General PWM Timer Compare Capture Register C	GTCCRC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2658h	GPTW6	General PWM Timer Compare Capture Register E	GTCCRE	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 265Ch	GPTW6	General PWM Timer Compare Capture Register D	GTCCRD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2660h	GPTW6	General PWM Timer Compare Capture Register F	GTCCRF	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2664h	GPTW6	General PWM Timer Period Setting Register	GTPR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2668h	GPTW6	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 266Ch	GPTW6	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2670h	GPTW6	A/D Converter Start Request Timing Register A	GTADTRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2674h	GPTW6	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2678h	GPTW6	A/D Converter Start Request Timing Double-Buffer Register A	GTADTDBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 267Ch	GPTW6	A/D Converter Start Request Timing Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2680h	GPTW6	A/D Converter Start Request Timing Buffer Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2684h	GPTW6	A/D Converter Start Request Timing Double-Buffer Register B	GTADTDBRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2688h	GPTW6	General PWM Timer Dead Time Control Register	GTDTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 268Ch	GPTW6	General PWM Timer Dead Time Value Register U	GTDVU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2690h	GPTW6	General PWM Timer Dead Time Value Register D	GTDVD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2694h	GPTW6	General PWM Timer Dead Time Value Buffer Register U	GTDBU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2698h	GPTW6	General PWM Timer Dead Time Value Buffer Register D	GTDBD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 269Ch	GPTW6	General PWM Timer Output Protection Function Status Register	GTSOS	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 26A0h	GPTW6	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 26A4h	GPTW6	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GTADSMR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 26A8h	GPTW6	General PWM Timer Extended Interrupt Skipping Counter Control Register	GTEITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 26ACh	GPTW6	General PWM Timer Extended Interrupt Skipping Setting Register 1	GTEITLI1	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 26B0h	GPTW6	General PWM Timer Extended Interrupt Skipping Setting Register 2	GTEITLI2	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 26B4h	GPTW6	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GTEITLB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 26D0h	GPTW6	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GTSECSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 26D4h	GPTW6	General PWM Timer Operation Enable Bit Simultaneous Control Register	GTSECR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2700h	GPTW7	General PWM Timer Write-Protection Register	GTWP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2704h	GPTW7	General PWM Timer Software Start Register	GTSTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2708h	GPTW7	General PWM Timer Software Stop Register	GTSTP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 270Ch	GPTW7	General PWM Timer Software Clear Register	GTCLR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24

Table 5.1 List of I/O Registers (Address Order) (45 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 2710h	GPTW7	General PWM Timer Start Source Select Register	GTSSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2714h	GPTW7	General PWM Timer Stop Source Select Register	GTPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2718h	GPTW7	General PWM Timer Clear Source Select Register	GTCSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 271Ch	GPTW7	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2720h	GPTW7	General PWM Timer Count-Down Source Select Register	GTDNSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2724h	GPTW7	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2728h	GPTW7	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 272Ch	GPTW7	General PWM Timer Control Register	GTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2730h	GPTW7	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2734h	GPTW7	General PWM Timer I/O Control Register	GTIOR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2738h	GPTW7	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 273Ch	GPTW7	General PWM Timer Status Register	GTST	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2740h	GPTW7	General PWM Timer Buffer Enable Register	GTBER	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2744h	GPTW7	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2748h	GPTW7	General PWM Timer Counter	GTCNT	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 274Ch	GPTW7	General PWM Timer Compare Capture Register A	GTCCRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2750h	GPTW7	General PWM Timer Compare Capture Register B	GTCCRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2754h	GPTW7	General PWM Timer Compare Capture Register C	GTCCRC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2758h	GPTW7	General PWM Timer Compare Capture Register E	GTCCRE	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 275Ch	GPTW7	General PWM Timer Compare Capture Register D	GTCCRD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2760h	GPTW7	General PWM Timer Compare Capture Register F	GTCCRF	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2764h	GPTW7	General PWM Timer Period Setting Register	GTPR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2768h	GPTW7	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 276Ch	GPTW7	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2770h	GPTW7	A/D Converter Start Request Timing Register A	GTADTRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2774h	GPTW7	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2778h	GPTW7	A/D Converter Start Request Timing Double-Buffer Register A	GTADTDBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 277Ch	GPTW7	A/D Converter Start Request Timing Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2780h	GPTW7	A/D Converter Start Request Timing Buffer Register B	GTADTBRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2784h	GPTW7	A/D Converter Start Request Timing Double-Buffer Register B	GTADTDBRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2788h	GPTW7	General PWM Timer Dead Time Control Register	GTDTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 278Ch	GPTW7	General PWM Timer Dead Time Value Register U	GTDVU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2790h	GPTW7	General PWM Timer Dead Time Value Register D	GTDVD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2794h	GPTW7	General PWM Timer Dead Time Value Buffer Register U	GTDBU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2798h	GPTW7	General PWM Timer Dead Time Value Buffer Register D	GTDBD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 279Ch	GPTW7	General PWM Timer Output Protection Function Status Register	GTSOS	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 27A0h	GPTW7	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 27A4h	GPTW7	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GTADSMR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 27A8h	GPTW7	General PWM Timer Extended Interrupt Skipping Counter Control Register	GTEITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 27ACh	GPTW7	General PWM Timer Extended Interrupt Skipping Setting Register 1	GTEITLI1	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 27B0h	GPTW7	General PWM Timer Extended Interrupt Skipping Setting Register 2	GTEITLI2	32	32	4, 5 PCLKA	2, 3 ICLK	section 24

Table 5.1 List of I/O Registers (Address Order) (46 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 27B4h	GPTW7	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GTEITLB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 27D0h	GPTW7	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GTSECSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 27D4h	GPTW7	General PWM Timer Operation Enable Bit Simultaneous Control Register	GTSECR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2800h	GPTW8	General PWM Timer Write-Protection Register	GTWP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2804h	GPTW8	General PWM Timer Software Start Register	GTSTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2808h	GPTW8	General PWM Timer Software Stop Register	GTSTP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 280Ch	GPTW8	General PWM Timer Software Clear Register	GTCLR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2810h	GPTW8	General PWM Timer Start Source Select Register	GTSSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2814h	GPTW8	General PWM Timer Stop Source Select Register	GTSPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2818h	GPTW8	General PWM Timer Clear Source Select Register	GTCSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 281Ch	GPTW8	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2820h	GPTW8	General PWM Timer Count-Down Source Select Register	GTDNSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2824h	GPTW8	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2828h	GPTW8	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 282Ch	GPTW8	General PWM Timer Control Register	GTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2830h	GPTW8	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2834h	GPTW8	General PWM Timer I/O Control Register	GTIOR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2838h	GPTW8	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 283Ch	GPTW8	General PWM Timer Status Register	GTST	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2840h	GPTW8	General PWM Timer Buffer Enable Register	GTBER	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2844h	GPTW8	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2848h	GPTW8	General PWM Timer Counter	GTCNT	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 284Ch	GPTW8	General PWM Timer Compare Capture Register A	GTCCRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2850h	GPTW8	General PWM Timer Compare Capture Register B	GTCCRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2854h	GPTW8	General PWM Timer Compare Capture Register C	GTCCRC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2858h	GPTW8	General PWM Timer Compare Capture Register E	GTCCRE	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 285Ch	GPTW8	General PWM Timer Compare Capture Register D	GTCCRD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2860h	GPTW8	General PWM Timer Compare Capture Register F	GTCCRF	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2864h	GPTW8	General PWM Timer Period Setting Register	GTPR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2868h	GPTW8	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 286Ch	GPTW8	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2870h	GPTW8	A/D Converter Start Request Timing Register A	GTADTRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2874h	GPTW8	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2878h	GPTW8	A/D Converter Start Request Timing Double-Buffer Register A	GTADTBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 287Ch	GPTW8	A/D Converter Start Request Timing Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2880h	GPTW8	A/D Converter Start Request Timing Buffer Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2884h	GPTW8	A/D Converter Start Request Timing Double-Buffer Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2888h	GPTW8	General PWM Timer Dead Time Control Register	GTDTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 288Ch	GPTW8	General PWM Timer Dead Time Value Register U	GTDVU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2890h	GPTW8	General PWM Timer Dead Time Value Register D	GTDVD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2894h	GPTW8	General PWM Timer Dead Time Value Buffer Register U	GTDBU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2898h	GPTW8	General PWM Timer Dead Time Value Buffer Register D	GTDBD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24

Table 5.1 List of I/O Registers (Address Order) (47 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 289Ch	GPTW8	General PWM Timer Output Protection Function Status Register	GTSOS	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 28A0h	GPTW8	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 28A4h	GPTW8	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GTADSMR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 28A8h	GPTW8	General PWM Timer Extended Interrupt Skipping Counter Control Register	GTEITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 28ACh	GPTW8	General PWM Timer Extended Interrupt Skipping Setting Register 1	GTEITL1	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 28B0h	GPTW8	General PWM Timer Extended Interrupt Skipping Setting Register 2	GTEITL2	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 28B4h	GPTW8	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GTEITLB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 28D0h	GPTW8	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GTSECSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 28D4h	GPTW8	General PWM Timer Operation Enable Bit Simultaneous Control Register	GTSECR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2900h	GPTW9	General PWM Timer Write-Protection Register	GTWP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2904h	GPTW9	General PWM Timer Software Start Register	GTSTR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2908h	GPTW9	General PWM Timer Software Stop Register	GTSTP	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 290Ch	GPTW9	General PWM Timer Software Clear Register	GTCLR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2910h	GPTW9	General PWM Timer Start Source Select Register	GTSSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2914h	GPTW9	General PWM Timer Stop Source Select Register	GTPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2918h	GPTW9	General PWM Timer Clear Source Select Register	GTCSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 291Ch	GPTW9	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2920h	GPTW9	General PWM Timer Count-Down Source Select Register	GTDSNR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2924h	GPTW9	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2928h	GPTW9	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 292Ch	GPTW9	General PWM Timer Control Register	GTCR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2930h	GPTW9	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2934h	GPTW9	General PWM Timer I/O Control Register	GTIOR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2938h	GPTW9	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 293Ch	GPTW9	General PWM Timer Status Register	GTST	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2940h	GPTW9	General PWM Timer Buffer Enable Register	GTBER	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2944h	GPTW9	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2948h	GPTW9	General PWM Timer Counter	GTCNT	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 294Ch	GPTW9	General PWM Timer Compare Capture Register A	GTCCRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2950h	GPTW9	General PWM Timer Compare Capture Register B	GTCCRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2954h	GPTW9	General PWM Timer Compare Capture Register C	GTCCRC	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2958h	GPTW9	General PWM Timer Compare Capture Register E	GTCCRE	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 295Ch	GPTW9	General PWM Timer Compare Capture Register D	GTCCRD	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2960h	GPTW9	General PWM Timer Compare Capture Register F	GTCCRF	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2964h	GPTW9	General PWM Timer Period Setting Register	GTPR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2968h	GPTW9	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 296Ch	GPTW9	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2970h	GPTW9	A/D Converter Start Request Timing Register A	GTADTRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2974h	GPTW9	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2978h	GPTW9	A/D Converter Start Request Timing Double-Buffer Register A	GTADTBRA	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 297Ch	GPTW9	A/D Converter Start Request Timing Register B	GTADTRB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24

Table 5.1 List of I/O Registers (Address Order) (48 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 2980h	GPTW9	A/D Converter Start Request Timing Buffer Register B	GTADTB RB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2984h	GPTW9	A/D Converter Start Request Timing Double-Buffer Register B	GTADTDB RB	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2988h	GPTW9	General PWM Timer Dead Time Control Register	GTDT CR	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 298Ch	GPTW9	General PWM Timer Dead Time Value Register U	GT DVU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2990h	GPTW9	General PWM Timer Dead Time Value Register D	GT DV D	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2994h	GPTW9	General PWM Timer Dead Time Value Buffer Register U	GT DBU	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2998h	GPTW9	General PWM Timer Dead Time Value Buffer Register D	GT DB D	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 299Ch	GPTW9	General PWM Timer Output Protection Function Status Register	GT S OS	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 29A0h	GPTW9	General PWM Timer Output Protection Function Temporary Release Register	GT S OT R	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 29A4h	GPTW9	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GT AD SM R	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 29A8h	GPTW9	General PWM Timer Extended Interrupt Skipping Counter Control Register	GT E IT C	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 29ACh	GPTW9	General PWM Timer Extended Interrupt Skipping Setting Register 1	GT E IT L 1	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 29B0h	GPTW9	General PWM Timer Extended Interrupt Skipping Setting Register 2	GT E IT L 2	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 29B4h	GPTW9	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GT E IT L B	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 29D0h	GPTW9	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GT SE CS R	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 29D4h	GPTW9	General PWM Timer Operation Enable Bit Simultaneous Control Register	GT SE C R	32	32	4, 5 PCLKA	2, 3 ICLK	section 24
000C 2A00h	HRPWM	HRPWM Operation Control Register	HR OC R	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A02h	HRPWM	HRPWM Operation Control Register 2	HR OC R 2	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A18h	HRPWM	GTIOC0A Pin Rising Edge Adjustment Register	HR RE AR 0 A	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A1Ah	HRPWM	GTIOC0B Pin Rising Edge Adjustment Register	HR RE AR 0 B	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A1Ch	HRPWM	GTIOC1A Pin Rising Edge Adjustment Register	HR RE AR 1 A	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A1Eh	HRPWM	GTIOC1B Pin Rising Edge Adjustment Register	HR RE AR 1 B	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A20h	HRPWM	GTIOC2A Pin Rising Edge Adjustment Register	HR RE AR 2 A	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A22h	HRPWM	GTIOC2B Pin Rising Edge Adjustment Register	HR RE AR 2 B	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A24h	HRPWM	GTIOC3A Pin Rising Edge Adjustment Register	HR RE AR 3 A	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A26h	HRPWM	GTIOC3B Pin Rising Edge Adjustment Register	HR RE AR 3 B	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A28h	HRPWM	GTIOC0A Pin Falling Edge Adjustment Register	HR FE AR 0 A	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A2Ah	HRPWM	GTIOC0B Pin Falling Edge Adjustment Register	HR FE AR 0 B	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A2Ch	HRPWM	GTIOC1A Pin Falling Edge Adjustment Register	HR FE AR 1 A	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A2Eh	HRPWM	GTIOC1B Pin Falling Edge Adjustment Register	HR FE AR 1 B	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A30h	HRPWM	GTIOC2A Pin Falling Edge Adjustment Register	HR FE AR 2 A	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A32h	HRPWM	GTIOC2B Pin Falling Edge Adjustment Register	HR FE AR 2 B	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A34h	HRPWM	GTIOC3A Pin Falling Edge Adjustment Register	HR FE AR 3 A	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000C 2A36h	HRPWM	GTIOC3B Pin Falling Edge Adjustment Register	HR FE AR 3 B	16	16	4, 5 PCLKA	2, 3 ICLK	section 25
000D 0000h	SCI11	Serial Mode Register	SM R	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0000h	SMCI11	Serial Mode Register	SM R	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0001h	SCI11	Bit Rate Register	B RR	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0002h	SCI11	Serial Control Register	SC R	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0002h	SMCI11	Serial Control Register	SC R	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0003h	SCI11	Transmit Data Register	T DR	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0004h	SCI11	Serial Status Register	SS R	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0004h	SMCI11	Serial Status Register	SS R	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0004h	SCI11	Serial Status Register	SS RF IFO	8	8	2, 3 PCLKA	2 ICLK	section 32

Table 5.1 List of I/O Registers (Address Order) (49 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000D 0005h	SCI11	Receive Data Register	RDR	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0006h	SMCI11	Smart Card Mode Register	SCMR	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0007h	SCI11	Serial Extended Mode Register	SEMR	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0008h	SCI11	Noise Filter Setting Register	SNFR	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0009h	SCI11	I2C Mode Register 1	SIMR1	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 000Ah	SCI11	I2C Mode Register 2	SIMR2	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 000Bh	SCI11	I2C Mode Register 3	SIMR3	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 000Ch	SCI11	I2C Status Register	SISR	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 000Dh	SCI11	SPI Mode Register	SPMR	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 000Eh	SCI11	Transmit Data Register H	TDRH	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 000Fh	SCI11	Transmit Data Register L	TDRL	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 000Eh	SCI11	Transmit Data Register HL	TDRHL	16	8, 16	2 to 5 PCLKA	2 ICLK	section 32
000D 000Eh	SCI11	Transmit FIFO Data Register H	FTDR.H	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 000Fh	SCI11	Transmit FIFO Data Register L	FTDR.L	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 000Eh	SCI11	Transmit FIFO Data Register	FTDR	16	8, 16	2 to 5 PCLKA	2 ICLK	section 32
000D 0010h	SCI11	Receive Data Register H	RDRH	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0011h	SCI11	Receive Data Register L	RDRL	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0010h	SCI11	Receive Data Register	RDRHL	16	8, 16	2 to 5 PCLKA	2 ICLK	section 32
000D 0010h	SCI11	Receive FIFO Data Register H	FRDR.H	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0011h	SCI11	Receive FIFO Data Register L	FRDR.L	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0010h	SCI11	Receive FIFO Data Register HL	FRDR	16	8, 16	2 to 5 PCLKA	2 ICLK	section 32
000D 0012h	SCI11	Modulation Duty Register	MDDR	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0013h	SCI11	Data Comparison Control Register	DCCR	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0014h	SCI11	FIFO Control Register H	FCR.H	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0015h	SCI11	FIFO Control Register L	FCR.L	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0014h	SCI11	FIFO Control Register	FCR	16	8, 16	2 to 5 PCLKA	2 ICLK	section 32
000D 0016h	SCI11	FIFO Data Count Register H	FDR.H	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0017h	SCI11	FIFO Data Count Register L	FDR.L	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0016h	SCI11	FIFO Data Count Register	FDR	16	8, 16	2 to 5 PCLKA	2 ICLK	section 32
000D 0018h	SCI11	Line Status Register H	LSR.H	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0019h	SCI11	Line Status Register L	LSR.L	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0018h	SCI11	Line Status Register	LSR	16	8, 16	2 to 5 PCLKA	2 ICLK	section 32
000D 001Ah	SCI11	Comparison Data Register H	CDR.H	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 001Bh	SCI11	Comparison Data Register L	CDR.L	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 001Ah	SCI11	Comparison Data Register	CDR	16	8, 16	2 to 5 PCLKA	2 ICLK	section 32
000D 001Ch	SCI11	Serial Port Register	SPTR	8	8	2, 3 PCLKA	2 ICLK	section 32
000D 0100h	RSPI0	RSPI Control Register	SPCR	8	8	2, 3 PCLKA	2 ICLK	section 35
000D 0101h	RSPI0	RSPI Slave Select Polarity Register	SSLP	8	8	2, 3 PCLKA	2 ICLK	section 35
000D 0102h	RSPI0	RSPI Pin Control Register	SPPCR	8	8	2, 3 PCLKA	2 ICLK	section 35
000D 0103h	RSPI0	RSPI Status Register	SPSR	8	8	2, 3 PCLKA	2 ICLK	section 35
000D 0104h	RSPI0	RSPI Data Register	SPDR	32	8, 16, 32	2, 3 PCLKA	2 ICLK	section 35
000D 0108h	RSPI0	RSPI Sequence Control Register	SPSCR	8	8	2, 3 PCLKA	2 ICLK	section 35
000D 0109h	RSPI0	RSPI Sequence Status Register	SPSSR	8	8	2, 3 PCLKA	2 ICLK	section 35
000D 010Ah	RSPI0	RSPI Bit Rate Register	SPBR	8	8	2, 3 PCLKA	2 ICLK	section 35
000D 010Bh	RSPI0	RSPI Data Control Register	SPDCR	8	8	2, 3 PCLKA	2 ICLK	section 35
000D 010Ch	RSPI0	RSPI Clock Delay Register	SPCKD	8	8	2, 3 PCLKA	2 ICLK	section 35
000D 010Dh	RSPI0	RSPI Slave Select Negation Delay Register	SSLND	8	8	2, 3 PCLKA	2 ICLK	section 35
000D 010Eh	RSPI0	RSPI Next-Access Delay Register	SPND	8	8	2, 3 PCLKA	2 ICLK	section 35
000D 010Fh	RSPI0	RSPI Control Register 2	SPCR2	8	8	2, 3 PCLKA	2 ICLK	section 35
000D 0110h	RSPI0	RSPI Command Register 0	SPCMD0	16	16	2, 3 PCLKA	2 ICLK	section 35

Table 5.1 List of I/O Registers (Address Order) (50 / 50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Reference Section
						ICLK ≥ PCLK	ICLK < PCLK	
000D 0112h	RSPI0	RSPI Command Register 1	SPCMD1	16	16	2, 3 PCLKA	2 ICLK	section 35
000D 0114h	RSPI0	RSPI Command Register 2	SPCMD2	16	16	2, 3 PCLKA	2 ICLK	section 35
000D 0116h	RSPI0	RSPI Command Register 3	SPCMD3	16	16	2, 3 PCLKA	2 ICLK	section 35
000D 0118h	RSPI0	RSPI Command Register 4	SPCMD4	16	16	2, 3 PCLKA	2 ICLK	section 35
000D 011Ah	RSPI0	RSPI Command Register 5	SPCMD5	16	16	2, 3 PCLKA	2 ICLK	section 35
000D 011Ch	RSPI0	RSPI Command Register 6	SPCMD6	16	16	2, 3 PCLKA	2 ICLK	section 35
000D 011Eh	RSPI0	RSPI Command Register 7	SPCMD7	16	16	2, 3 PCLKA	2 ICLK	section 35
000D 0120h	RSPI0	RSPI Data Control Register 2	SPDCR2	8	8	2, 3 PCLKA	2 ICLK	section 35
0012 0040h	OFSM	Serial Programmer Command Control Register	SPCC	32	32	8 FCLK		section 7
0012 0048h	OFSM	TM Enable Flag Register	TMEF	32	32	8 FCLK		section 7
0012 0050h	OFSM	OCD/Serial Programmer ID Setting Register	OSIS	128	32	8 FCLK		section 7
0012 0060h	OFSM	TM Identification Data Register	TMINF	32	32	8 FCLK		section 7
0012 0064h	OFSM	Endian Select Register	MDE	32	32	8 FCLK		section 7
0012 0068h	OFSM	Option Function Select Register 0	OFS0	32	32	8 FCLK		section 7
0012 006Ch	OFSM	Option Function Select Register 1	OFS1	32	32	8 FCLK		section 7
0012 007Ch	OFSM	ROM Code Protection Register	ROMCODE	32	32	8 FCLK		section 7
007F B174h	FLASH	Unique ID Register 0	UIDR0	32	32	3 to 5 FCLK	3, 4 ICLK	section 44
007F B17Ch	TEMP	Temperature Sensor Calibration Data Register	TSCDR	32	32	3 to 5 FCLK	3, 4 ICLK	section 40
007F B1E4h	FLASH	Unique ID Register 1	UIDR1	32	32	3 to 5 FCLK	3, 4 ICLK	section 44
007F B1E8h	FLASH	Unique ID Register 2	UIDR2	32	32	3 to 5 FCLK	3, 4 ICLK	section 44
007F E010h	FLASH	Flash Access Status Register	FASTAT	8	8	2 to 4 FCLK	2, 3 ICLK	section 44
007F E014h	FLASH	Flash Access Error Interrupt Enable Register	FAEINT	8	8	2 to 4 FCLK	2, 3 ICLK	section 44
007F E018h	FLASH	Flash Ready Interrupt Enable Register	FRDYIE	8	8	2 to 4 FCLK	2, 3 ICLK	section 44
007F E030h	FLASH	FACI Command Processing Start Address Register	FSADDR	32	32	2 to 4 FCLK	2, 3 ICLK	section 44
007F E034h	FLASH	FACI Command Processing End Address Register	FEADDR	32	32	2 to 4 FCLK	2, 3 ICLK	section 44
007F E080h	FLASH	Flash Status Register	FSTATR	32	32	2 to 4 FCLK	2, 3 ICLK	section 44
007F E084h	FLASH	Flash P/E Mode Entry Register	FENTRYR	16	16	2 to 4 FCLK	2, 3 ICLK	section 44
007F E088h	FLASH	Flash Protection Register	FPROTR	16	16	2 to 4 FCLK	2, 3 ICLK	section 44
007F E08Ch	FLASH	Flash Sequencer Set-Up Initialization Register	FSUINTR	16	16	2 to 4 FCLK	2, 3 ICLK	section 44
007F E090h	FLASH	Lock Bit Status Register	FLKSTAT	8	8	2 to 4 FCLK	2, 3 ICLK	section 44
007F E0A0h	FLASH	FACI Command Register	FCMDR	16	16	2 to 4 FCLK	2, 3 ICLK	section 44
007F E0C0h	FLASH	Flash P/E Status Register	FPESTAT	16	16	2 to 4 FCLK	2, 3 ICLK	section 44
007F E0D0h	FLASH	Data Flash Blank Check Control Register	FBCCNT	8	8	2 to 4 FCLK	2, 3 ICLK	section 44
007F E0D4h	FLASH	Data Flash Blank Check Status Register	FBCSTAT	8	8	2 to 4 FCLK	2, 3 ICLK	section 44
007F E0D8h	FLASH	Data Flash Programming Start Address Register	FPSADDR	32	32	2 to 4 FCLK	2, 3 ICLK	section 44
007F E0E0h	FLASH	Flash Sequencer Processing Switching Register	FCPSR	16	16	2 to 4 FCLK	2, 3 ICLK	section 44
007F E0E4h	FLASH	Flash Sequencer Processing Clock Frequency Notification Register	FPCKAR	16	16	2 to 4 FCLK	2, 3 ICLK	section 44

Note 1. When the register is accessed while the USB is operating, a delay may be generated in accessing.

Note 2. The address must end with 0h, 4h, 8h, or Ch when access is made in 32-bit units. The address must end with 0h, 2h, 4h, 6h, 8h, Ah, Ch, or Eh when access is made in 16-bit units.

6. Resets

6.1 Overview

There are nine types of resets: RES# pin reset, power-on reset, voltage-monitoring 0 reset, voltage-monitoring 1 reset, voltage-monitoring 2 reset, deep software standby reset, independent watchdog timer reset, watchdog timer reset, and software reset.

Table 6.1 lists the reset names and sources.

Table 6.1 Reset Names and Sources

Reset Name	Source
RES# pin reset	Voltage input to the RES# pin is driven low.
Power-on reset	VCC rises (voltage detection: VPOR)* ¹
Voltage-monitoring 0 reset	VCC falls (voltage detection: Vdet0)* ¹
Voltage-monitoring 1 reset	VCC falls (voltage detection: Vdet1)* ¹
Voltage-monitoring 2 reset	VCC falls (voltage detection: Vdet2)* ¹
Deep software standby reset	Deep software standby mode is canceled by an interrupt.
Independent watchdog timer reset	The independent watchdog timer underflows, or a refresh error occurs.
Watchdog timer reset	The watchdog timer underflows, or a refresh error occurs.
Software reset	Register setting

Note 1. For details on the voltages to be monitored (VPOR, Vdet0, Vdet1, and Vdet2), see section 8, Voltage Detection Circuit (LVDA) and section 45, Electrical Characteristics.

The internal state and pins are initialized by a reset.

Table 6.2 lists the reset targets to be initialized.

Table 6.2 Targets to be Initialized by Each Reset Source

Targets to be Initialized	Reset Source								
	RES# Pin Reset	Power-On Reset	Voltage-Monitoring 0 Reset	Independent Watchdog Timer Reset	Watchdog Timer Reset	Voltage-Monitoring 1 Reset	Voltage-Monitoring 2 Reset	Deep Software Standby Reset	Software Reset
Power-on reset detect flag (RSTSR0.PORF)	✓	—	—	—	—	—	—	—	—
Cold start/warm start determination flag (RSTSR1.CWSF)	—	✓	—	—	—	—	—	—	—
Voltage-monitoring 0 reset detect flag (RSTSR0.LVD0RF)	✓	✓	—	—	—	—	—	—	—
Voltage Level Setting Register (VOLSR)	✓	✓	✓	—	—	—	—	—	—
Independent watchdog timer reset detect flag (RSTSR2.IWDTRF)	✓	✓	✓	—	—	—	—	✓	—
Independent watchdog timer (IWDTRR, IWDTCCR, IWDTSR, IWDTRCR, IWDTCSR, IWDTCSTPR, ILOCOCR)	✓	✓	✓	—	—	—	—	✓	—
Watchdog timer reset detect flag (RSTSR2.WDTRF)	✓	✓	✓	✓	—	—	—	✓	—
Registers related to the watchdog timer (WDTRR, WDTCR, WDTSR, WDTRCR)	✓	✓	✓	✓	—	—	—	✓	—
Voltage-monitoring 1 reset detect flag (RSTSR0.LVD1RF)	✓	✓	✓	✓	✓	—	—	—	—
Registers related to the voltage monitor function 1 (LVD1CR0, LVCMPCCR.LVD1E, LVDLVL.R.LVD1LVL[3:0])	✓	✓	✓	✓	✓	—	—	—	—
(LVD1CR1, LVD1SR)	✓	✓	✓	✓	✓	—	—	✓	—
Voltage-monitoring 2 reset detect flag (RSTSR0.LVD2RF)	✓	✓	✓	✓	✓	✓	—	—	—
Registers related to the voltage monitor function 2 (LVD2CR0, LVCMPCCR.LVD2E, LVDLVL.R.LVD2LVL[3:0])	✓	✓	✓	✓	✓	✓	—	—	—
(LVD2CR1, LVD2SR)	✓	✓	✓	✓	✓	✓	—	✓	—
Deep software standby reset detect flag (RSTSR0.DPSRSTF)	✓	✓	✓	✓	✓	✓	✓	—	—
Software reset detect flag (RSTSR2.SWRF)	✓	✓	✓	✓	✓	✓	✓	✓	—
Register related to high-speed on-chip oscillator (HOCOPCR.HOCOPCNT)	✓	✓	✓	✓	✓	✓	✓	—	✓
Register related to main clock oscillator (MOFCR)	✓	✓	✓	✓	✓	✓	✓	—	✓
Pin state	✓	✓	✓	✓	✓	✓	✓	—	✓
Registers related to the low power-consumption function (DPSBYCR, DPSIER0 to DPSIER2, DPSIFR0 to DPSIFR2, DPSIEGR0 to DPSIEGR2)*1	✓	✓	✓	✓	✓	✓	✓	—	✓
Operating mode*2	✓	✓	✓	—	—	—	—	—	—
Registers other than the above, CPU, and internal state	✓	✓	✓	✓	✓	✓	✓	✓	✓

✓: Targets to be initialized, —: No change occurs.

Note 1. Of the registers related to the low-power-consumption function, the DPSBKRY register is not initialized by any reset. For details, see section 11, Low Power Consumption.

Note 2. The operating mode is determined by the level of the mode setting pins when the reset is released. For details, see section 3, Operating Modes.

When a reset is canceled, the reset exception handling starts. For details on the reset exception handling, see section 13, Exception Handling.

Table 6.3 lists the pin related to the reset.

Table 6.3 Pin Related to Reset

Pin Name	I/O	Function
RES#	Input	Reset pin

6.2 Register Descriptions

6.2.1 Reset Status Register 0 (RSTSR0)

Address(es): 0008 C290h

	b7	b6	b5	b4	b3	b2	b1	b0
	DPSRS TF	—	—	—	LVD2R F	LVD1R F	LVD0R F	PORF
Value after reset:	0*1	0	0	0	0*1	0*1	0*1	0*1

Bit	Symbol	Bit Name	Description	R/W
b0	PORF	Power-On Reset Detect Flag	0: Power-on reset not detected. 1: Power-on reset detected.	R/(W) *2
b1	LVD0RF	Voltage-Monitoring 0 Reset Detect Flag	0: Voltage-monitoring 0 reset not detected. 1: Voltage-monitoring 0 reset detected.	R/(W) *2
b2	LVD1RF	Voltage-Monitoring 1 Reset Detect Flag	0: Voltage-monitoring 1 reset not detected. 1: Voltage-monitoring 1 reset detected.	R/(W) *2
b3	LVD2RF	Voltage-Monitoring 2 Reset Detect Flag	0: Voltage-monitoring 2 reset not detected. 1: Voltage-monitoring 2 reset detected.	R/(W) *2
b6 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	DPSRSTF	Deep Software Standby Reset Flag	0: Deep software standby mode cancelation not requested by an interrupt. 1: Deep software standby mode cancelation requested by an interrupt.	R/(W) *2

Note 1. The value after reset depends on the reset source.

Note 2. Only 0 can be written to clear the flag.

PORF Flag (Power-On Reset Detect Flag)

The PORF flag indicates that a power-on reset has occurred.

[Setting condition]

- When a power-on reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When PORF is read as 1 and then 0 is written to PORF.

LVD0RF Flag (Voltage-Monitoring 0 Reset Detect Flag)

The LVD0RF flag indicates that a voltage-monitoring 0 reset has occurred due to the VCC voltage falling below Vdet0.

[Setting condition]

- When a voltage-monitoring 0 reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When LVD0RF is read as 1 and then 0 is written to LVD0RF.

LVD1RF Flag (Voltage-Monitoring 1 Reset Detect Flag)

The LVD1RF flag indicates that a voltage-monitoring 1 reset has occurred due to the VCC voltage falling below Vdet1.

[Setting condition]

- When a voltage-monitoring 1 reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When LVD1RF is read as 1 and then 0 is written to LVD1RF.

LVD2RF Flag (Voltage-Monitoring 2 Reset Detect Flag)

The LVD2RF flag indicates that a voltage-monitoring 2 reset has occurred due to the VCC voltage falling below Vdet2.

[Setting condition]

- When a voltage-monitoring 2 reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When LVD2RF is read as 1 and then 0 is written to LVD2RF.

DPSRSTF Flag (Deep Software Standby Reset Flag)

The DPSRSTF flag indicates that deep software standby mode has been canceled by an interrupt and that an internal reset (deep software standby reset) occurred.

[Setting condition]

- When deep software standby mode is cancelled by an interrupt.
For details, see section 11, Low Power Consumption.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When DPSRSTF is read as 1 and then 0 is written to DPSRSTF.

6.2.2 Reset Status Register 1 (RSTSR1)

Address(es): 0008 C291h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	CWSF

Value after reset: 0 0 0 0 0 0 0 0/1*1

Bit	Symbol	Bit Name	Description	R/W
b0	CWSF	Cold/Warm Start Determination Flag	0: Cold start 1: Warm start	R/(W) *2
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. The value after reset depends on the reset source.

Note 2. Only 1 can be written to set the flag.

RSTSR1 determines whether a power-on reset has caused the reset processing (cold start) or a reset signal input during operation has caused the reset processing (warm start).

CWSF Flag (Cold/Warm Start Determination Flag)

The CWSF flag indicates the type of reset processing: cold start or warm start.

The CWSF flag is initialized by a power-on reset. It is not initialized by a reset signal generated by the RES# pin.

[Setting condition]

- When 1 is written through programming; it is not set to 0 even when 0 is written.

[Clearing condition]

- When a reset listed in Table 6.2 occurs.

6.2.3 Reset Status Register 2 (RSTSR2)

Address(es): 0008 00C0h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	SWRF	WDTR F	IWDTR F

Value after reset: 0 0 0 0 0 0*1 0*1 0*1

Bit	Symbol	Bit Name	Description	R/W
b0	IWDTRF	Independent Watchdog Timer Reset Detect Flag	0: Independent watchdog timer reset not detected. 1: Independent watchdog timer reset detected.	R/(W) *2
b1	WDTRF	Watchdog Timer Reset Detect Flag	0: Watchdog timer reset not detected. 1: Watchdog timer reset detected.	R/(W) *2
b2	SWRF	Software Reset Detect Flag	0: Software reset not detected. 1: Software reset detected.	R/(W) *2
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. The value after reset depends on the reset source.

Note 2. Only 0 can be written to clear the flag.

IWDTRF Flag (Independent Watchdog Timer Reset Detect Flag)

The IWDTRF flag indicates that an independent watchdog timer reset has occurred.

[Setting condition]

- When an independent watchdog timer reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When IWDTRF is read as 1 and then 0 is written to IWDTRF.

WDTRF Flag (Watchdog Timer Reset Detect Flag)

The WDTRF flag indicates that a watchdog timer reset has occurred.

[Setting condition]

- When a watchdog timer reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When WDTRF is read as 1 and then 0 is written to WDTRF.

SWRF Flag (Software Reset Detect Flag)

The SWRF flag indicates that a software reset has occurred.

[Setting condition]


- When a software reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When SWRF is read as 1 and then 0 is written to SWRF.

6.2.4 Software Reset Register (SWRR)

Address(es): 0008 00C2h



Bit	Symbol	Bit Name	Description	R/W
b15 to b0	SWRR[15:0]	Software Reset	Writing A501h resets the LSI. These bits are read as 0000h.	R/W

6.3 Operation

6.3.1 RES# Pin Reset

This is a reset generated by the RES# pin.

When the RES# pin is driven low, all the processing in progress is aborted and the LSI enters a reset state.

In order to unfailingly reset the LSI, the RES# pin should be held low for the specified power supply stabilization time at a power-on.

When the RES# pin is driven high from low, the internal reset is canceled after the post-RES# cancelation wait time (tRESWT) has elapsed, and then the CPU starts the reset exception handling.

For details, see section 45, Electrical Characteristics.

6.3.2 Power-On Reset and Voltage Monitoring 0 Reset

The power-on reset is an internal reset generated by the power-on reset circuit.

If the RES# pin is in a high level state when power is supplied, a power-on reset is generated. In addition, if the RES# pin is in a high level state when power falls (including the case when VCC falls below VPOR), a power-on reset is generated. After VCC has exceeded VPOR and the specified period (power-on reset time) has elapsed, the internal reset is canceled and the CPU starts the reset exception handling. The power-on reset time is used for the stabilization of the power supply and the LSI circuit.

After a power-on reset has been generated, the PORF flag in the RSTSR0 is set to 1. The PORF flag is initialized by the RES# pin reset.

The voltage monitoring 0 reset is an internal reset generated by the voltage monitoring circuit. If the voltage detection 0 circuit start (LVDAS) bit in the option function select register 1 (OFS1) is 0 (voltage monitoring 0 reset is enabled after a reset) and VCC falls below Vdet0, the RSTSR0.LVD0RF flag becomes 1 and the voltage detection circuit generates voltage monitoring 0 reset. Clear the OFS1.LVDAS bit to 0 if the voltage monitoring 0 reset is to be used.

After VCC has exceeded Vdet0 and the voltage-monitoring 0 reset time (tLVD0) has elapsed, the internal reset is canceled and the CPU starts the reset exception handling. The Vdet0 voltage detection level can be changed by the setting of the VDSEL[1:0] bits in the option function select register 1 (OFS1).

Figure 6.1 shows operations during a power-on reset and voltage monitoring 0 reset.

For details on voltage monitoring 0 reset, refer to section 8, Voltage Detection Circuit (LVDA).




Figure 6.1 Operation Examples During a Power-On Reset and Voltage Monitoring 0 Reset

6.3.3 Voltage Monitoring 1 Reset and Voltage Monitoring 2 Reset

The voltage monitoring 1 reset and voltage monitoring 2 reset are internal resets generated by the voltage monitoring circuit.

When the voltage monitoring 1 interrupt/reset enable bit (LVD1RIE) is set to 1 (enabling generation of a reset or interrupt by the voltage detection circuit) and the voltage monitoring 1 circuit mode select bit (LVD1RI) is set to 1 (selecting generation of a reset in response to detection of a low voltage) in the voltage monitoring 1 circuit control register 0 (LVD1CR0), the RSTSR0.LVD1RF flag is set to 1 and the voltage-detection circuit generates a voltage monitoring 1 reset if VCC falls to or below Vdet1.

Likewise, when the voltage monitoring 2 interrupt/reset enable bit (LVD2RIE) is set to 1 (enabling generation of a reset or interrupt by the voltage detection circuit) and the voltage monitoring 2 circuit mode select bit (LVD2RI) is set to 1 (selecting generation of a reset in response to detection of a low voltage) in voltage monitoring 2 circuit control register 0 (LVD2CR0), the RSTSR0.LVD2RF flag is set to 1 and the voltage detection circuit generates a voltage monitoring 2 reset if VCC falls to or below Vdet2.

Timing for release from the voltage monitoring 1 reset state is selectable with the voltage monitoring 1 reset negate select bit (LVD1RN) in the LVD1CR0. When the LVD1CR0.LVD1RN bit is 0 and VCC has fallen to or below Vdet1, the CPU is released from the internal reset state and starts reset exception handling once the voltage-monitoring 1 reset time (tLVD1) has elapsed after VCC has risen above Vdet1. When the LVD1CR0.LVD1RN bit is 1 and VCC has fallen to or below Vdet1, the CPU is released from the internal reset state and starts reset exception handling once the voltage-

monitoring 1 reset time (t_{LVD1}) has elapsed.

Likewise, timing for release from the voltage monitoring 2 reset state is selectable by setting the voltage monitoring 2 reset negate select bit (LVD2RN) in LVD2CR0 register.

Detection levels V_{det1} and V_{det2} can be changed by settings in the voltage detection select register (LVDLVLR).

Figure 6.2 shows examples of operations during voltage monitoring 1 and 2 resets.

For details on the voltage monitoring 1 reset and voltage monitoring 2 reset, refer to section 8, Voltage Detection Circuit (LVDA).




Figure 6.2 Operation Examples During Voltage Monitoring 1 Reset and Voltage Monitoring 2 Reset

6.3.4 Deep Software Standby Reset

This is an internal reset generated when deep software standby mode is canceled by an interrupt.

When a deep software standby mode cancellation source is generated, a deep software standby reset is generated. The deep software standby reset is canceled after t_{DSBY} (recovery time after cancellation of deep software standby mode) has elapsed. At the same time, deep software standby mode is also canceled.

When t_{DSBYWT} (wait time after cancellation of deep software standby mode) has elapsed after deep software standby mode has been canceled, the internal reset is canceled and the CPU starts the reset exception handling.

For details of the deep software standby reset, see section 11, Low Power Consumption.

6.3.5 Independent Watchdog Timer Reset

Independent watchdog timer reset is an internal reset generated by the independent watchdog timer.

Output of the independent watchdog timer reset from the independent watchdog timer can be selected by settings in the IWDT reset control register (IWDTRCR) or option function select register 0 (OFS0).

When output of the independent watchdog timer reset is selected, an independent watchdog timer reset is generated if the independent watchdog timer underflows, or if data is written when refresh operation is disabled. When the internal reset time (t_{RESW2}) has elapsed after the independent watchdog timer reset has been generated, the internal reset is canceled and the CPU starts the reset exception handling.

For details on the independent watchdog timer reset, see section 30, Independent Watchdog Timer (IWDTa).

6.3.6 Watchdog Timer Reset

The watchdog-timer reset is an internal reset from the watchdog timer.

Output of the independent watchdog timer reset from the independent watchdog timer can be selected by settings in the IWDT reset control register (IWDTRCR) or option function select register 0 (OFS0).

When output of the watchdog timer reset is selected, a watchdog timer reset is generated if the watchdog timer underflows, or if data is written when refresh operation is disabled. When the internal reset time (t_{RESW2}) has elapsed after the watchdog timer reset is generated, the internal reset is canceled and the CPU starts the reset exception handling.

For details on the watchdog timer reset, see section 29, Watchdog Timer (WDTA).

6.3.7 Software Reset

The software reset is an internal reset generated by the software reset circuit.

When A501h is written to SWRR, a software reset is generated. When the internal reset time (t_{RESW2}) has elapsed after the software reset is generated, the internal reset is canceled and the CPU starts the reset exception handling.

6.3.8 Determination of Cold/Warm Start

By reading the CWSF flag in RSTSR1, the type of reset processing caused can be identified; that is, whether a power-on reset has caused the reset processing (cold start) or a reset signal input during operation has caused the reset processing (warm start).

The CWSF flag in RSTSR1 is set to 0 when a power-on reset occurs (cold start); otherwise the flag is not set to 0. The flag is set to 1 when 1 is written to it through programming; it is not set to 0 even when 0 is written.

Figure 6.3 shows an example of cold/warm start determination operation.




Figure 6.3 Example of Cold/Warm Start Determination Operation

6.3.9 Determination of Reset Generation Source

Reading RSTSR0 and RSTSR2 determines which reset was used to execute the reset exception handling.

Figure 6.4 shows an example of the flow to identify a reset generation source.




Figure 6.4 Example of Reset Generation Source Determination Flow

7. Option-Setting Memory (OFSM)

7.1 Overview

The option-setting memory (OFSM) is a collective term for the registers listed below.

- Serial programmer command control register (SPCC)
- OCD/serial programmer ID setting register (OSIS)
- Option function select register 0 (OFS0)
- Option function select register 1 (OFS1)
- Endian select register (MDE)
- TM enable flag register (TMEF)
- TM identification data register (TMINF)
- UB code A
- UB code B
- ROM Code Protection Register (ROMCODE)

The option-setting memory determines the state of this MCU after a reset.

The method of setting the option-setting memory is different from that of the I/O registers. For details, refer to [section 7.6, Setting the Option-Setting Memory](#).

Figure 7.1 shows the option-setting memory area.




Figure 7.1 Option-Setting Memory Area

7.2 Register Descriptions

7.2.1 Serial Programmer Command Control Register (SPCC)

Address(es): OFSM.SPCC 0012 0040h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
RDPR	WRPR	SEPR	—	SPE	—	—	IDE	—	—	—	—	—	—	—	—

Value after reset: The value set by the user*1

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Value after reset: The value set by the user*1

Bit	Symbol	Bit Name	Description	R/W
b23 to b0	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R
b24	IDE	ID Code Protection Enable	0: ID code protection is enabled after a reset.*2 1: ID code protection is disabled after a reset.	R
b26, b25	—	Reserved	When reading, this bit returns to the value written by the user. The write value should be 1.	R
b27	SPE	Serial Programmer Connection Enable	0: Connection of a serial programmer is prohibited after a reset. 1: Connection of a serial programmer is permitted after a reset.	R
b28	—	Reserved	When reading, this bit returns to the value written by the user. The write value should be 1.	R
b29	SEPR	Block Erasure Command Protect	0: Execution of block erasure commands is prohibited after a reset. 1: Execution of block erasure commands is permitted after a reset.	R
b30	WRPR	Programming Command Protect	0: Execution of programming commands is prohibited after a reset. 1: Execution of programming commands is permitted after a reset.	R
b31	RDPR	Read Command Protect	0: Execution of read commands is prohibited after a reset. 1: Execution of read commands is permitted after a reset.	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

Note 2. When ID code protection is to be used, set the RDPR, SEPR, and WRPR bits to 0.

This register is used to enable or disable serial ID code protection, and to permit or prohibit the connection of a serial programmer, or the execution of block erasure commands, programming commands, or read commands.

IDE Bit (ID Code Protection Enable)

This bit enables or disables ID code protection by a serial programmer. Using this function requires setting of the RDPR, WRPR, and SEPR bits to 0.

SPE Bit (Serial Programmer Connection Enable)

This bit enables or disables the connection of a serial programmer.

SEPR Bit (Block Erasure Command Protect)

This bit enables or disables execution of block erasure commands by the serial programmer.

WRPR Bit (Programming Command Protect)

This bit enables or disables execution of programming commands by the serial programmer.

RDPR Bit (Read Command Protect)

This bit enables or disables execution of read commands by the serial programmer.

7.2.2 OCD/Serial Programmer ID Setting Register (OSIS)

This register is used to store the control code or ID code for ID code protection of the OCD/serial programmer.

After the OCD/serial programmer sends a control code or ID code, it is tested for a match with the value stored in this register.

Connection to the OCD/serial programmer can proceed if the codes match and cannot proceed if they do not.

Enabling ID code protection through the serial programmer requires setting of the IDE, SPE, RDPR, WRPR, and SEPR bits in the SPCC register, in addition to setting of this register.

For the products without the setting of the option-setting memory, the value after a reset for ID code 1/control code to ID code 16 is FFh. The value will be set by the user.

Address	Bit 31			Bit 0
0012 0050h to 0012 0053h	ID Code 4	ID Code 3	ID Code 2	ID Code 1/Control Code
0012 0054h to 0012 0057h	ID Code 8	ID Code 7	ID Code 6	ID Code 5
0012 0058h to 0012 005Bh	ID Code 12	ID Code 11	ID Code 10	ID Code 9
0012 005Ch to 0012 005Fh	ID Code 16	ID Code 15	ID Code 14	ID Code 13

ID Code 1/Control Code to ID Code 16

The control code or ID code for ID code protection of an OCD/serial programmer is stored in this register.

ID code 1 is used as a control code for connection to a serial programmer and as an ID code for connection to an OCD.

For details of the control code, refer to section 7.5, Settings of the Option-Setting Memory and Reading, Programming, and Erasure.

7.2.3 Option Function Select Register 0 (OFS0)

Address(es): OFSM.OFS0 0012 0068h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	—	—	WDTRS TIRQS	WDTRPSS[1:0]	WDTRPES[1:0]	WDTCKS[3:0]			WDTTOMS[1:0]	WDTST RT	—				

Value after reset: The value set by the user*1

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	IWDTSLCSTP	—	IWDRSTIRQS	IWDRPSS[1:0]	IWDRPES[1:0]	IWDTCKS[3:0]			IWDTTOMS[1:0]	IWDTST TRT	—				

Value after reset: The value set by the user*1

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	When reading, this bit returns the value written by the user. The write value should be 1.	R
b1	IWDTSTRT	IWDT Start Mode Select	0: IWDT is automatically activated in auto-start mode after a reset 1: IWDT is halted after a reset	R
b3, b2	IWDTTOMS[1:0]	IWDT Timeout Period Select	b3 b2 0 0: 1024 cycles (03FFh) 0 1: 4096 cycles (0FFFh) 1 0: 8192 cycles (1FFFh) 1 1: 16384 cycles (3FFFh)	R
b7 to b4	IWDTCKS[3:0]	IWDT-Dedicated Clock Frequency Division Ratio Select	b7 b4 0 0 0 0: No division 0 0 1 0: Divide-by-16 0 0 1 1: Divide-by-32 0 1 0 0: Divide-by-64 1 1 1 1: Divide-by-128 0 1 0 1: Divide-by-256 Settings other than above are prohibited.	R
b9, b8	IWDRPES[1:0]	IWDT Window End Position Select	b9 b8 0 0: 75% 0 1: 50% 1 0: 25% 1 1: 0% (No window end position setting)	R
b11, b10	IWDRPSS[1:0]	IWDT Window Start Position Select	b11 b10 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% (No window start position setting)	R
b12	IWDRSTIRQS	IWDT Reset Interrupt Request Select	0: Non-maskable interrupt request or plain interrupt request is enabled 1: Reset is enabled	R
b13	—	Reserved	When reading, this bit returns the value written by the user. The write value should be 1.	R
b14	IWDTSLCSTP	IWDT Sleep Mode Count Stop Control	0: Counting stop is disabled 1: Counting stop is enabled when entering sleep, software standby, deep software standby, or all-module clock stop mode	R
b16, b15	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R
b17	WDTSTRT	WDT Start Mode Select	0: WDT is automatically activated in auto-start mode after a reset 1: WDT is stopped after a reset	R

Bit	Symbol	Bit Name	Description	R/W
b19, b18	WDTTOPS[1:0]	WDT Timeout Period Select	b19 b18 0 0: 1024 cycles (03FFh) 0 1: 4096 cycles (0FFFh) 1 0: 8192 cycles (1FFFh) 1 1: 16384 cycles (3FFFh)	R
b23 to b20	WDTCKS[3:0]	WDT Clock Frequency Division Ratio Select	b23 b20 0 0 0 1: Divide-by-4 0 1 0 0: Divide-by-64 1 1 1 1: Divide-by-128 0 1 1 0: Divide-by-512 0 1 1 1: Divide-by-2048 1 0 0 0: Divide-by-8192 Settings other than above are prohibited.	R
b25, b24	WDRPES[1:0]	WDT Window End Position Select	b25 b24 0 0: 75% 0 1: 50% 1 0: 25% 1 1: 0% (No window end position setting)	R
b27, b26	WDRPSS[1:0]	WDT Window Start Position Select	b27 b26 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% (No window start position setting)	R
b28	WDRSTIRQS	WDT Reset Interrupt Request Select	0: Non-maskable interrupt request or plain interrupt request is enabled 1: Reset is enabled	R
b31 to b29	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

The setting in the OFS0 register is ignored in user boot mode, and this register functions similarly when it is set to FFFF FFFFh.

IWDTSTRT Bit (IWDT Start Mode Select)

This bit selects the mode in which the IWDT is activated after a reset (stopped state or activated in auto-start mode). When activated in auto-start mode, the OFS0 register setting for the IWDT is effective.

IWDTTOPS[1:0] Bits (IWDT Timeout Period Select)

These bits select the timeout period, i.e. the time it takes for the down-counter to underflow, as 1024, 4096, 8192, or 16384 cycles of the frequency-divided clock set by the IWDTCKS[3:0] bits. The time (number of clock cycles for the IWDT) it takes to underflow after a refresh operation is determined by the combination of the IWDTCKS[3:0] bits and IWDTTOPS[1:0] bits.

For details, refer to section 30, Independent Watchdog Timer (IWDTa).

IWDTCKS[3:0] Bits (IWDT-Dedicated Clock Frequency Division Ratio Select)

These bits select, from 1/1, 1/16, 1/32, 1/64, 1/128, and 1/256, the division ratio of the prescaler to divide the frequency of the clock for the IWDT. Using the setting of these bits together with the IWDTTOPS[1:0] bit setting, the IWDT counting period can be set from 1024 to 4194304 clock cycles for the IWDT.

For details, refer to section 30, Independent Watchdog Timer (IWDTa).

IWDRPES[1:0] Bits (IWDT Window End Position Select)

These bits select the position of the end of the window for the down-counter as 0%, 25%, 50%, or 75% of the value being counted by the counter. The value of the window end position must be smaller than the value of the window start position (window start position > window end position). If the value for the window end position is greater than the value for the

window start position, only the value for the window start position is effective.

The counter values corresponding to the settings for the start and end positions of the window in the IWDTRPSS[1:0] and IWDTRPES[1:0] bits vary with the setting of the IWDTTOPS[1:0] bits.

For details, refer to section 30, Independent Watchdog Timer (IWDTa).

IWDTRPSS[1:0] Bits (IWDT Window Start Position Select)

These bits select the position where the window for the down-counter starts as 25%, 50%, 75%, or 100% of the value being counted (the point at which counting starts is 100% and the point at which an underflow occurs is 0%). The interval between the positions where the window starts and ends becomes the period in which refreshing is possible, and refreshing is not possible outside this period.

For details, refer to section 30, Independent Watchdog Timer (IWDTa).

IWDTRSTIRQS Bit (IWDT Reset Interrupt Request Select)

The setting of this bit selects the operation on an underflow of the down-counter or generation of a refresh error. An independent watchdog timer reset, a non-maskable interrupt request, or an interrupt request is selectable.

IWDTSLCSTP Bit (IWDT Sleep Mode Count Stop Control)

This bit selects to stop counting when entering sleep, software standby, deep software standby, or all-module clock stop mode.

For details, refer to section 30, Independent Watchdog Timer (IWDTa).

WDTSTRT Bit (WDT Start Mode Select)

This bit selects the mode in which the WDT is activated after a reset (stopped state or activated in auto-start mode).

When activated in auto-start mode, the OFS0 register setting for the WDT is effective.

WDTTOPS[1:0] Bits (WDT Timeout Period Select)

These bits select the timeout period, i.e. the time it takes for the down-counter to underflow, as 1024, 4096, 8192, or 16384 cycles of the frequency-divided clock set by the WDTCKS[3:0] bits. The time (number of PCLKB cycles) it takes to underflow after a refresh operation is determined by a combination of the WDTCKS[3:0] bits and WDTTOPS[1:0] bits.

For details, refer to section 29, Watchdog Timer (WDTA).

WDTCKS[3:0] Bits (WDT Clock Frequency Division Ratio Select)

These bits select, from 1/4, 1/64, 1/128, 1/512, 1/2048, and 1/8192, the division ratio of the prescaler to divide the frequency of PCLKB. Using the setting of these bits together with the WDTTOPS[1:0] bit setting, the WDT counting period can be set from 4096 to 134217728 PCLKB cycles.

For details, refer to section 29, Watchdog Timer (WDTA).

WDRPES[1:0] Bits (WDT Window End Position Select)

These bits select the position of the end of the window on the down-counter as 0%, 25%, 50%, or 75% of the value being counted by the counter. The value of the window end position must be smaller than the value of the window start position (window start position > window end position). If the value for the window end position is greater than the value for the window start position, only the value for the window start position is effective.

The counter values corresponding to the settings for the start and end positions of the window in the WDRPSS[1:0] and WDRPES[1:0] bits vary with the setting of the WDTTOPS[1:0] bits.

For details, refer to section 29, Watchdog Timer (WDTA).

WDTRPSS[1:0] Bits (WDT Window Start Position Select)

These bits select the position where the window for the down-counter starts as 25%, 50%, 75%, or 100% of the value being counted (the point at which counting starts is 100% and the point at which an underflow occurs is 0%). The interval between the positions where the window starts and ends becomes the period in which refreshing is possible, and refreshing is not possible outside this period.

For details, refer to section 29, Watchdog Timer (WDTA).

WDTRSTIRQS Bit (WDT Reset Interrupt Request Select)

The setting of this bit selects the operation on an underflow of the down-counter or generation of a refresh error. A watchdog timer reset, a non-maskable interrupt request, or an interrupt request is selectable.

For details, refer to section 29, Watchdog Timer (WDTA).

7.2.4 Option Function Select Register 1 (OFS1)

Address(es): OFSM.OFS1 0012 006Ch

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Value after reset: The value set by the user*1

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	HOCO EN	—	—	—	—	—	LVDAS	VDSEL[1:0]	—

Value after reset: The value set by the user*1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	VDSEL[1:0]	Voltage Detection 0 Level Select	b1 b0 0 0: Reserved 0 1: Reserved 1 0: Selects 2.83 V 1 1: Selects 4.22 V	R
b2	LVDAS	Voltage Detection 0 Circuit Start	0: Voltage monitor 0 reset is enabled after a reset 1: Voltage monitor 0 reset is disabled after a reset	R
b7 to b3	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R
b8	HOCOEN	HOCO Oscillation Enable	0: HOCO oscillation is enabled after a reset 1: HOCO oscillation is disabled after a reset	R
b31 to b9	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

The setting in the OFS1 register is ignored in user boot mode, and this register functions similarly when it is set to FFFF FFFFh.

VDSEL[1:0] Bits (Voltage Detection 0 Level Select)

These bits select the voltage detection level of the voltage detection 0 circuit.

LVDAS Bit (Voltage Detection 0 Circuit Start)

This bit selects whether the voltage monitor 0 reset is enabled or disabled after a reset.

HOCOEN Bit (HOCO Oscillation Enable)


This bit selects whether the HOCO oscillation enable bit is effective or not after a reset.

Setting the HOCOEN bit to 0 allows the HOCO oscillation to be started before the CPU starts operation, and therefore reduces the waiting time for oscillation stabilization.


Note that even if the HOCOEN bit is set to 0, the system clock source is not switched to HOCO. The system clock source is switched to HOCO only by modifying the clock source select bits (SCKCR3.CKSEL[2:0]) from the CPU.

7.2.5 Endian Select Register (MDE)

Address(es): OFSM.MDE 0012 0064h



Value after reset: The value set by the user*1



Value after reset: The value set by the user*1

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	MDE[2:0]	Endian Select	b2 b0 0 0 0: Big endian 1 1 1: Little endian Settings other than above are prohibited.	R
b31 to b3	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.


This register selects the endian for the CPU.

MDE[2:0] Bits (Endian Select)


These bits select little endian or big endian for the CPU.

7.2.6 TM Enable Flag Register (TMEF)

Address(es): OFSM.TMEF 0012 0048h



Value after reset: The value set by the user*1



Value after reset: The value set by the user*1

Bit	Symbol	Bit Name	Description	R/W
b23 to b0	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R
b26 to b24	TMEF[2:0]	TM Enable	b26 b24 0 0 0: TM function is enabled 1 1 1: TM function is disabled Settings other than above are prohibited.	R
b31 to b27	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

This register is used to enable the TM function for blocks 8 and 9 in the user area.

To enable the TM function, refer to section 44.9.36, TM Setting Command. When the TMEF[2:0] bits are rewritten with the TM function enabled, rewriting the bits is ignored.


To disable the TM function, refer to section 44.9.35, Configuration Clearing Command.

TMEF[2:0] Bits (TM Enable)


These bits enable or disable the TM function for blocks 8 and 9 in the user area.

7.2.7 TM Identification Data Register (TMINF)

Address(es): OFSM.TMINF 0012 0060h



Value after reset: The value set by the user*1



Value after reset: The value set by the user*1

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.


The user can store any desired 32-bit value in this register.

This register is used to store codes that identify the program stored in the TM-target area.

When the TMINF register is rewritten by serial programming while the TM function is enabled, rewriting this register is ignored. To erase the contents of the TMINF register, refer to section 44.9.35, Configuration Clearing Command.

7.2.8 ROM Code Protection Register (ROMCODE)

Address(es): OFSM.ROMCODE 0012 007Ch



Bit	Symbol	Bit Name	Description	R/W
b31 to b0	CODE[31:0]	ROM Code	0000 0000h: ROM code protection enabled (ROM code protection 1) 0000 0001h: ROM code protection enabled (ROM code protection 2) Other than above: ROM code protection disabled	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

This register is used to disable reading, programming, and erasure of the flash memory by a parallel programmer being used for off-board programming.

The ROM code in flash memory is a 32-bit code.

Table 7.1 shows the specifications for ROM code protection.

For release from ROM code protection, write FFFF FFFFh (code protection is disabled) to the ROM code by using the configuration setting command of the self-programming, or by using the ROM code setting command of the boot mode, or erase the ROM code by using the configuration clearing command. The user can store any desired 32-bit value in the register.

Table 7.1 Specifications for ROM Code Protection

ROM Code	State of Protection	Operations at the Time of Connection with the Parallel Programmer
0000 0000h	ROM code protection enabled (ROM code protection 1)	Reading, programming, and erasure of the code flash memory is prohibited.
0000 0001h	ROM code protection enabled (ROM code protection 2)	Reading from the code flash memory is prohibited.
Other than above	ROM code protection disabled	Reading, programming, and erasure of the code flash memory is permitted.

7.3 UB Codes

UB codes A and B are required if user boot mode is to be employed. This MCU will start up in user boot mode on release from the reset state if the four conditions below are satisfied.

- UB code A is 5573 6572h and 426F 6F74h.
- UB code B is FFFF FF00h and 0008 C040h.
- The low level is being input on the MD pin.
- The high level is being input on the UB pin.

7.3.1 UB Code A

UB code A consists of two 32-bit words. Set UB code A to 5573 6572h and 426F 6F74h. Do not set any values other than these values in user boot mode. Set UB code A to FFFF FFFFh and FFFF FFFFh in any boot modes other than user boot mode.

Figure 7.2 shows the structure of UB code A in memory. Set UB code A in 32-bit units.




Figure 7.2 UB Code A Structure

7.3.2 UB Code B

UB code B consists of two words, i.e. 32 bits. Set UB code B to FFFF FF00h and 0008 C040h. Do not set any values other than these values in user boot mode. Set UB code B to FFFF FFFFh and FFFF FFFFh in any boot modes other than user boot mode.

Figure 7.3 shows the structure of UB code B in memory. Set UB code B in 32-bit units.




Figure 7.3 UB Code B Structure

7.4 Programming and Erasure of the Option-Setting Memory in Individual Operating Modes

Table 7.2 shows programming and erasure of the option-setting memory in the individual operating modes.

Table 7.2 Programming and Erasure of the Option-Setting Memory in Individual Operating Modes

Option-Setting Memory	ROMCODE Setting Value	Boot Mode (SCI Interface, USB Interface, FINE Interface)		Self-Programming		Parallel Programmer	
		Programming	Erasure	Programming	Erasure	Programming	Erasure
ROM code protection register (ROMCODE)	0000 0000h	✓*1	✓*1	✓*2	x	x	x
	0000 0001h	✓*1	✓*1	✓*2	x	x*3	✓*4, *5
	Other than above	✓*1	✓*1	✓*2	x	✓*4	✓*4
UB code A and UB code B	0000 0000h	✓*1	✓*1	x	x	x	x
	0000 0001h	✓*1	✓*1	x	x	✓*4	✓*4
	Other than above	✓*1	✓*1	x	x	✓*4	✓*4
SPCC register, OSIS register, MDE register, OFS0 register, OFS1 register, TMEF register, and TMINF register	0000 0000h	✓*1	✓*1	✓*2	x	x	x
	0000 0001h	✓*1	✓*1	✓*2	x	✓*4	✓*4, *5
	Other than above	✓*1	✓*1	✓*2	x	✓*4	✓*4

✓: Possible

x: Not possible

Note 1. The commands for boot mode (SCI, USB, and FINE interfaces) are used for programming or erasure. For details, refer to section 44.7, Boot Mode.

Note 2. The configuration setting command is used for programming. For how to use the configuration setting command, refer to section 44.6.6.10, Configuration Set Command.

Note 3. The ROM code cannot be programmed when the ROM code protection is set.

Note 4. The parallel programmer is used for programming and erasure. For details, refer to the manual of the parallel programmer you are using.

Note 5. It is erasable when the code flash memory is blank.

7.5 Settings of the Option-Setting Memory and Reading, Programming, and Erasure

Table 7.3 shows the settings of the option-setting memory and reading, programming, and erasure when the MCU is connected to a serial programmer.

Table 7.4 shows the settings of the option-setting memory and judgment on ID codes when the MCU is connected to an OCD.

Table 7.3 Settings of the Option-Setting Memory and Reading, Programming, and Erasure When the MCU is Connected to a Serial Programmer

No.	SPCC. SPE	SPCC. IDE	OSIS (Control Code)	OSIS (ID code 2 to 16)	SPCC. RDPR	SPCC. WRPR	SPCC. SEPR	Connection of a Serial Programmer	Reading, Programming and Erasure after the Connection of a Serial Programmer
1	0	x	Any value	Any value	x	x	x	Connection prohibited	—
2	1	0	Other than 45h		0	0	0	Judgment on control codes and ID codes*1	Reading permitted, programming permitted, erasure permitted
3			45h					Judgment on control codes and ID codes*2	Reading permitted, programming permitted, erasure permitted
4	1	1	Any value		0	0	0	Connection permitted	Reading prohibited, programming prohibited, erasure prohibited
5					1	0	0	Connection permitted	Reading permitted, programming prohibited, erasure prohibited
6					0	1	0	Connection permitted	Reading prohibited, programming permitted, erasure prohibited
7					1	1	0	Connection permitted	Reading permitted, programming permitted, erasure prohibited
8					0	0	1	Connection permitted	Reading prohibited, programming prohibited, erasure permitted
9					1	0	1	Connection permitted	Reading permitted, programming prohibited, erasure permitted
10					0	1	1	Connection permitted	Reading prohibited, programming permitted, erasure permitted
11					1	1	1	Connection permitted	Reading permitted, programming permitted, erasure permitted

x: Don't care

Note 1. This determines whether the control code or ID code sent by the serial programmer matches the control code or ID code set in the OSIS register. When the codes match, connection is permitted; if not, connection is not possible.

Note 2. This determines whether the control code or ID code sent by the serial programmer matches the control code or ID code set in the OSIS register. When the codes match, connection is permitted; if not, connection is not possible. However, when results of judgment do not match 3 times in a row, the all data in the flash memory will be erased.

Table 7.4 Settings of the Option-Setting Memory and Judgment on ID Codes When the MCU is Connected to an OCD

No.	SPCC. SPE	SPCC. IDE	OSIS (ID Code 1)	OSIS (ID Code 2 to 16)	SPCC. RDPR	SPCC. WRPR	SPCC. SEPR	Connection to an OCD
1	x	x	Any value	Any value	x	x	x	ID codes matched: Connection to an OCD is permitted ID codes unmatched: Waiting for input of ID code

x: Don't care

7.6 Setting the Option-Setting Memory

7.6.1 Allocation of Data in the Option-Setting Memory

Data for programming in the option-setting memory should be allocated to the addresses shown in Figure 7.1. An example of source code for setting the option-setting memory is shown below.

Note: Programming formats vary depending on the compiler. Refer to the compiler manual for details.

Setting 1EFFFFFFh in the serial programmer command control register (SPCC)

```
.ORG 000120040H  
.LWORD 01EFFFFFFFH
```

Setting the following ID codes in the OCD/serial programmer ID setting register (OSIS)

```
ID code 1/control code = FFh, ID code 2 = 02h, ID code 3 = 03h, ID code 4 = 04h,  
ID code 5 = 05h, ID code 6 = 06h, ID code 7 = 07h, ID code 8 = 08h,  
ID code 9 = 09h, ID code 10 = 0Ah, ID code 11 = 0Bh, ID code 12 = 0Ch,  
ID code 13 = 0Dh, ID code 14 = 0Eh, ID code 15 = 0Fh, ID16 = 10h  
.ORG 000120050H  
.LWORD 0040302FFH, 008070605H, 00C0B0A09H, 0100F0E0DH
```

Setting EF67BA5Dh in the option function select register 0 (OFS0)

```
.ORG 000120068H  
.LWORD 0EF67BA5DH
```

Setting FFFFFFFFAh in the option function select register 1 (OFS1)

```
.ORG 00012006CH  
.LWORD 0FFFFFFFEFAH
```

Setting FFFFFFFF8h in the endian select register (MDE)

```
.ORG 000120064H  
.LWORD 0FFFFFFF8H
```

Setting UB codes A and B

```
.ORG 0FF7FFFE8H  
.LWORD 055736572H, 0426F6F74H  
.LWORD 0FFFFFFF00H, 00008C040H
```

7.7 Usage Note

7.7.1 Data for Programming Reserved Areas and Reserved Bits in the Option-Setting Memory

When reserved areas and reserved bits in the option-setting memory are within the scope of programming, write 1 as the value for all bits of reserved areas and all reserved bits. Normal operation cannot be guaranteed if 0 is written to such bits.

8. Voltage Detection Circuit (LVDA)

The voltage detection circuit (LVDA) monitors the voltage level input to the VCC pin using a program.

8.1 Overview

For voltage detection 0, the detection voltage is selectable from among two different levels and the reset from voltage monitoring 0 can be enabled or disabled after a reset by using the option function select register 1 (OFS1).

For voltage detection 1 and voltage detection 2, the detection voltage is selectable from among five different levels by using the voltage detection level select register (LVDLVLR).

The reset from voltage monitoring 0, reset/interrupt from voltage monitoring 1, and reset/interrupt from voltage monitoring 2 can be used.

Table 8.1 lists the specifications of the voltage detection circuit. Figure 8.1 is a block diagram of the voltage detection circuit. Figure 8.2 is a block diagram of the voltage monitoring 1 interrupt/reset circuit. Figure 8.3 is a block diagram of the voltage monitoring 2 interrupt/reset circuit.

Table 8.1 Voltage Detection Circuit Specifications

Item		Voltage Monitoring 0	Voltage Monitoring 1	Voltage Monitoring 2
VCC monitoring	Monitored voltage	Vdet0	Vdet1	Vdet2
	Detected event	Voltage drops past Vdet0	Voltage rises or drops past Vdet1	Voltage rises or drops past Vdet2
	Detection voltage	Selectable from among two different levels by using OFS1.VDSEL[1:0] bits	Selectable from among five different levels by using LVDLVLR.LVD1LVL[3:0] bits	Selectable from among five different levels by using LVDLVLR.LVD2LVL[3:0] bits
	Monitoring flag	None	LVD1SR.LVD1MON flag: Monitors whether voltage is higher or lower than Vdet1 LVD1SR.LVD1DET flag: Vdet1 passage detection	LVD2SR.LVD2MON flag: Monitors whether voltage is higher or lower than Vdet2 LVD2SR.LVD2DET flag: Vdet2 passage detection
Process upon voltage detection	Reset	Voltage monitoring 0 reset Reset when Vdet0 > VCC CPU restart after specified time with VCC > Vdet0	Voltage monitoring 1 reset Reset when Vdet1 > VCC CPU restart timing selectable: after specified time with VCC > Vdet1 or Vdet1 > VCC	Voltage monitoring 2 reset Reset when Vdet2 > VCC CPU restart timing selectable: after specified time with VCC > Vdet2 or Vdet2 > VCC
	Interrupt	No interrupt	Voltage monitoring 1 interrupt Non-maskable interrupt or maskable interrupt selectable Interrupt request issued when Vdet1 > VCC and VCC > Vdet1 or either	Voltage monitoring 2 interrupt Non-maskable interrupt or maskable interrupt selectable Interrupt request issued when Vdet2 > VCC and VCC > Vdet2 or either
Digital filter	Enable/Disable switching	Digital filter function not available	Available	Available
	Sampling time	—	1/n LOCO frequency × 2 (n: 2, 4, 8, 16)	1/n LOCO frequency × 2 (n: 2, 4, 8, 16)
Event linking		None	Available Output of event signals on detection of Vdet crossings	Available Output of event signals on detection of Vdet crossings




Figure 8.1 Block Diagram of Voltage Detection Circuit




Figure 8.2 Block Diagram of Voltage Monitoring 1 Interrupt/Reset Circuit





Figure 8.3 Block Diagram of Voltage Monitoring 2 Interrupt/Reset Circuit

8.2 Register Descriptions

8.2.1 Voltage Monitoring 1 Circuit Control Register 1 (LVD1CR1)

Address(es): 0008 00E0h



Value after reset: 0 0 0 0 0 0 0 0 1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	LVD1IDTSEL [1:0]	Voltage Monitoring 1 Interrupt Generation Condition Select	b1 b0 0 0: When VCC ≥ Vdet1 (rise) is detected 0 1: When VCC < Vdet1 (drop) is detected 1 0: When drop and rise are detected 1 1: Settings prohibited	R/W
b2	LVD1IRQSEL	Voltage Monitoring 1 Interrupt Type Select	0: Non-maskable interrupt 1: Maskable interrupt*1	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. When enabling maskable interrupts, do not change the value of the NMIER.LVD1EN bit on the ICU side from the reset state.

8.2.2 Voltage Monitoring 1 Circuit Status Register (LVD1SR)

Address(es): 0008 00E1h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	LVD1MON	LVD1DET
Value after reset:	0	0	0	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	LVD1DET	Voltage Monitoring 1 Voltage Change Detection Flag	0: Not detected 1: Vdet1 passage detection	R/(W) *1
b1	LVD1MON	Voltage Monitoring 1 Signal Monitor Flag	0: VCC < Vdet1 1: VCC ≥ Vdet1 or LVD1MON is disabled	R
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to this bit. After writing 0 to this bit, it takes 2 system clock cycles for the bit to be read as 0.

LVD1DET Flag (Voltage Monitoring 1 Voltage Change Detection Flag)

The LVD1DET flag is enabled when the LVCMPCR.LVD1E bit is 1 (voltage detection 1 circuit enabled) and the LVD1CR0.LVD1CMPE bit is 1 (voltage monitoring 1 circuit comparison result output enabled).

The LVD1DET flag should be set to 0 after LVD1CR0.LVD1RIE is set to 0 (disabled). LVD1CR0.LVD1RIE can be set to 1 (enabled) after a period of two or more cycles of PCLKB has elapsed.

Depending on the number of cycles of PCLKB defined for access to read an I/O register, two or more cycles than PCLKB may have to be secured as waiting time.

LVD1MON Flag (Voltage Monitoring 1 Signal Monitor Flag)

The LVD1MON flag is enabled when the LVCMPCR.LVD1E bit is 1 (voltage detection 1 circuit enabled) and the LVD1CR0.LVD1CMPE bit is 1 (voltage monitoring 1 circuit comparison result output enabled).

8.2.3 Voltage Monitoring 2 Circuit Control Register 1 (LVD2CR1)

Address(es): 0008 00E2h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	LVD2IRQSEL	LVD2IDTSEL [1:0]	
Value after reset:	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	LVD2IDTSEL [1:0]	Voltage Monitoring 2 Interrupt Generation Condition Select	b1 b0 0 0: When VCC ≥ Vdet2 (rise) is detected 0 1: When VCC < Vdet2 (drop) is detected 1 0: When drop and rise are detected 1 1: Settings prohibited	R/W
b2	LVD2IRQSEL	Voltage Monitoring 2 Interrupt Type Select	0: Non-maskable interrupt 1: Maskable interrupt*1	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. When enabling maskable interrupts, do not change the value of the NMIER.LVD2EN bit on the ICU side from the reset state.

8.2.4 Voltage Monitoring 2 Circuit Status Register (LVD2SR)

Address(es): 0008 00E3h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	LVD2MON	LVD2DET
Value after reset:	0	0	0	0	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	LVD2DET	Voltage Monitoring 2 Voltage Change Detection Flag	0: Not detected 1: Vdet2 passage detection	R/(W) *1
b1	LVD2MON	Voltage Monitoring 2 Signal Monitor Flag	0: VCC < Vdet2 1: VCC ≥ Vdet2 or LVD2MON is disabled	R
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to this bit. After writing 0 to this bit, it takes 2 system clock cycles for the bit to be read as 0.

LVD2DET Flag (Voltage Monitoring 2 Voltage Change Detection Flag)

The LVD2DET flag is enabled when the LVCMPCR.LVD2E bit is 1 (voltage detection 2 circuit enabled) and the LVD2CR0.LVD2CMPE bit is 1 (voltage monitoring 2 circuit comparison result output enabled).

The LVD2DET flag should be set to 0 after LVD2CR0.LVD2RIE bit is set to 0 (disabled). LVD2CR0.LVD2RIE bit can be set to 1 (enabled) after a period of two or more cycles of PCLKB has elapsed.

Depending on the number of cycles of PCLKB defined for access to read an I/O register, two or more cycles of PCLKB may have to be secured as waiting time.

LVD2MON Flag (Voltage Monitoring 2 Signal Monitor Flag)

The LVD2MON flag is enabled when the LVCMPCR.LVD2E bit is 1 (voltage detection 2 circuit enabled) and the LVD2CR0.LVD2CMPE bit is 1 (voltage monitoring 2 circuit comparison result output enabled).

8.2.5 Voltage Monitoring Circuit Control Register (LVCMPCR)

Address(es): 0008 C297h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	LVD2E	LVD1E	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5	LVD1E	Voltage Detection 1 Enable	0: Voltage detection 1 circuit disabled 1: Voltage detection 1 circuit enabled	R/W
b6	LVD2E	Voltage Detection 2 Enable	0: Voltage detection 2 circuit disabled 1: Voltage detection 2 circuit enabled	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

LVD1E Bit (Voltage Detection 1 Enable)


When using voltage detection 1 interrupt/reset or the LVD1SR.LVD1MON bit, set the LVD1E bit to 1. The voltage detection 1 circuit starts once $t_d(E-A)$ passes after the LVD1E bit value is changed from 0 to 1.

LVD2E Bit (Voltage Detection 2 Enable)

When using voltage detection 2 interrupt/reset or the LVD2SR.LVD2MON bit, set the LVD2E bit to 1. The voltage detection 2 circuit starts once $t_d(E-A)$ passes after the LVD2E bit value is changed from 0 to 1.

8.2.6 Voltage Detection Level Select Register (LVDLVLR)

Address(es): 0008 C298h



Bit	Symbol	Bit Name	Description	R/W																		
b3 to b0	LVD1LVL[3:0]	Voltage Detection 1 Level Select (Standard voltage during drop in voltage)	<table border="0"> <tr> <td>b3</td> <td>b0</td> <td></td> </tr> <tr> <td>0 1 0 0</td> <td>0</td> <td>4.57 V (Vdet1_0)</td> </tr> <tr> <td>0 1 0 1</td> <td>1</td> <td>4.47 V (Vdet1_1)</td> </tr> <tr> <td>0 1 1 0</td> <td>0</td> <td>4.32 V (Vdet1_2)</td> </tr> <tr> <td>1 0 1 0</td> <td>0</td> <td>2.93 V (Vdet1_3)</td> </tr> <tr> <td>1 0 1 1</td> <td>1</td> <td>2.88 V (Vdet1_4)</td> </tr> </table> Settings other than above are prohibited.	b3	b0		0 1 0 0	0	4.57 V (Vdet1_0)	0 1 0 1	1	4.47 V (Vdet1_1)	0 1 1 0	0	4.32 V (Vdet1_2)	1 0 1 0	0	2.93 V (Vdet1_3)	1 0 1 1	1	2.88 V (Vdet1_4)	R/W
b3	b0																					
0 1 0 0	0	4.57 V (Vdet1_0)																				
0 1 0 1	1	4.47 V (Vdet1_1)																				
0 1 1 0	0	4.32 V (Vdet1_2)																				
1 0 1 0	0	2.93 V (Vdet1_3)																				
1 0 1 1	1	2.88 V (Vdet1_4)																				
b7 to b4	LVD2LVL[3:0]	Voltage Detection 2 Level Select (Standard voltage during drop in voltage)	<table border="0"> <tr> <td>b7</td> <td>b4</td> <td></td> </tr> <tr> <td>0 1 0 0</td> <td>0</td> <td>4.57 V (Vdet2_0)</td> </tr> <tr> <td>0 1 0 1</td> <td>1</td> <td>4.47 V (Vdet2_1)</td> </tr> <tr> <td>0 1 1 0</td> <td>0</td> <td>4.32 V (Vdet2_2)</td> </tr> <tr> <td>1 0 1 0</td> <td>0</td> <td>2.93 V (Vdet2_3)</td> </tr> <tr> <td>1 0 1 1</td> <td>1</td> <td>2.88 V (Vdet2_4)</td> </tr> </table> Settings other than above are prohibited.	b7	b4		0 1 0 0	0	4.57 V (Vdet2_0)	0 1 0 1	1	4.47 V (Vdet2_1)	0 1 1 0	0	4.32 V (Vdet2_2)	1 0 1 0	0	2.93 V (Vdet2_3)	1 0 1 1	1	2.88 V (Vdet2_4)	R/W
b7	b4																					
0 1 0 0	0	4.57 V (Vdet2_0)																				
0 1 0 1	1	4.47 V (Vdet2_1)																				
0 1 1 0	0	4.32 V (Vdet2_2)																				
1 0 1 0	0	2.93 V (Vdet2_3)																				
1 0 1 1	1	2.88 V (Vdet2_4)																				

The contents of the LVDLVLR register can only be changed if the LVCMPPCR.LVD1E and LVCMPPCR.LVD2E bits (voltage detection n circuit disable; n = 1, 2) are both 0. The voltage detection circuits 1 and 2 should not be set at the same voltage detection level.

8.2.7 Voltage Monitoring 1 Circuit Control Register 0 (LVD1CR0)

Address(es): 0008 C29Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	LVD1RN	LVD1RI	LVD1FSAMP [1:0]	—	LVD1CMPE	LVD1DFDIS	LVD1RIE	
Value after reset:	1	0	0	0	x	0	1	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	LVD1RIE	Voltage Monitoring 1 Interrupt/Reset Enable	0: Disabled 1: Enabled	R/W
b1	LVD1DFDIS	Voltage Monitoring 1 Digital Filter Disable Mode Select	0: Digital filter enabled 1: Digital filter disabled	R/W
b2	LVD1CMPE	Voltage Monitoring 1 Circuit Comparison Result Output Enable	0: Voltage monitoring 1 circuit comparison result output disabled. 1: Voltage monitoring 1 circuit comparison result output enabled.	R/W
b3	—	Reserved	The read value is undefined. The write value should be 0.	R/W
b5, b4	LVD1FSAMP [1:0]	Sampling Clock Select	b5 b4 0 0: 1/2 LOCO frequency 0 1: 1/4 LOCO frequency 1 0: 1/8 LOCO frequency 1 1: 1/16 LOCO frequency	R/W
b6	LVD1RI	Voltage Monitoring 1 Circuit Mode Select	0: Voltage monitoring 1 interrupt during Vdet1 passage 1: Voltage monitoring 1 reset enabled when the voltage falls to and below Vdet1	R/W
b7	LVD1RN	Voltage Monitoring 1 Reset Negate Select	0: Negation follows a stabilization time (tLVD1) after VCC > Vdet1 is detected. 1: Negation follows a stabilization time (tLVD1) after assertion of the LVD1 reset.	R/W

LVD1RIE Bit (Voltage Monitoring 1 Interrupt/Reset Enable)

Ensure that neither a voltage monitoring 1 reset nor a voltage monitoring 1 interrupt is generated during programming or erasure of the flash memory.

LVD1DFDIS Bit (Voltage Monitoring 1 Digital Filter Disable Mode Select)

Set the LOCOCR.LCSTP bit to 0 (the LOCO operates) if the LVD1DFDIS bit is 0 (enabling the digital filter circuit). Set the LVD1DFDIS bit to 1 (digital filter circuit disabled) when using voltage monitoring 1 circuit in software standby mode or deep software standby mode.

LVD1FSAMP [1:0] Bits (Sampling Clock Select)

The LVD1FSAMP[1:0] bits can be modified only when the LVD1DFDIS bit is 1 (digital filter circuit disabled). The LVD1FSAMP[1:0] bits should not be modified when the LVD1DFDIS bit is 0 (digital filter circuit enabled).

LVD1RI Bit (Voltage Monitoring 1 Circuit Mode Select)

When the LVD1RI bit is 1 (voltage monitoring 1 reset selected) or when the LVD2CR0.LVD2RI bit is 1 (voltage monitoring 2 reset selected), a transition to deep software standby mode cannot be made, instead a transition to software standby mode is made. To enter deep software standby mode, set the LVD1RI bit to 0 (voltage monitoring 1 interrupt selected) and the LVD2CR0.LVD2RI bit to 0 (voltage monitoring 2 interrupt selected).

LVD1RN Bit (Voltage Monitoring 1 Reset Negate Select)

If the LVD1RN bit is to be set to 1 (negation follows a stabilization time after assertion of the LVD1 reset signal), set the LOCOCR.LCSTP bit to 0 (the LOCO operates). Furthermore, if a transition to software standby or deep software standby is to be made, the only possible value for the LVD1RN bit is 0 (negation follows a stabilization time after VCC > Vdet1 is detected). Do not set the LVD1RN bit to 1 (negation follows a stabilization time after assertion of the LVD1 reset signal) when this is the case.

8.2.8 Voltage Monitoring 2 Circuit Control Register 0 (LVD2CR0)

Address(es): 0008 C29Bh

	b7	b6	b5	b4	b3	b2	b1	b0
	LVD2RN	LVD2RI	LVD2FSAMP[1:0]	—	LVD2CMPE	LVD2DFDIS	LVD2RIE	
Value after reset:	1	0	0	0	x	0	1	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	LVD2RIE	Voltage Monitoring 2 Interrupt/Reset Enable	0: Disabled 1: Enabled	R/W
b1	LVD2DFDIS	Voltage Monitoring 2 Digital Filter Disable Mode Select	0: Digital filter enabled 1: Digital filter disabled	R/W
b2	LVD2CMPE	Voltage Monitoring 2 Circuit Comparison Result Output Enable	0: Voltage monitoring 2 circuit comparison result output disabled. 1: Voltage monitoring 2 circuit comparison result output enabled.	R/W
b3	—	Reserved	The read value is undefined. The write value should be 0.	R/W
b5, b4	LVD2FSAMP[1:0]	Sampling Clock Select	b5 b4 0 0: 1/2 LOCO frequency 0 1: 1/4 LOCO frequency 1 0: 1/8 LOCO frequency 1 1: 1/16 LOCO frequency	R/W
b6	LVD2RI	Voltage Monitoring 2 Circuit Mode Select	0: Voltage monitoring 2 interrupt during Vdet2 passage 1: Voltage monitoring 2 reset enabled when the voltage falls to and below Vdet2	R/W
b7	LVD2RN	Voltage Monitoring 2 Reset Negate Select	0: Negation follows a stabilization time (tLVD2) after VCC > Vdet2 is detected. 1: Negation follows a stabilization time (tLVD2) after assertion of the LVD2 reset.	R/W

LVD2RIE Bit (Voltage Monitoring 2 Interrupt/Reset Enable)

Ensure that neither a voltage monitoring 2 reset nor a voltage monitoring 2 interrupt is generated during programming or erasure of the flash memory.

LVD2DFDIS Bit (Voltage Monitoring 2 Digital Filter Disable Mode Select)

Set the LOCOCR.LCSTP bit to 0 (the LOCO operates) if the LVD1DFDIS bit is 0 (enabling the digital filter circuit). Set the LVD2DFDIS bit to 1 (digital filter circuit disabled) when using voltage monitoring 2 circuit in software standby mode or deep software standby mode.

LVD2FSAMP[1:0] Bits (Sampling Clock Select)

The LVD2FSAMP[1:0] bits can be modified only when the LVD2DFDIS bit is 1 (digital filter circuit disabled). The LVD2FSAMP[1:0] bits should not be modified when the LVD2DFDIS bit is 0 (digital filter circuit enabled).

LVD2RI Bit (Voltage Monitoring 2 Circuit Mode Select)

When the LVD2RI bit is 1 (voltage monitoring 2 reset selected) or when the LVD1CR0.LVD1RI bit is 1 (voltage monitoring 1 reset selected), a transition to deep software standby mode cannot be made, instead a transition to software standby mode is made. To enter to deep software standby mode, set the LVD2RI bit to 0 (voltage monitoring 2 interrupt selected) and the LVD1CR0.LVD1RI bit to 0 (voltage monitoring 1 interrupt selected).

LVD2RN Bit (Voltage Monitoring 2 Reset Negate Select)

If the LVD2RN bit is to be set to 1 (negation follows a stabilization time after assertion of the LVD2 reset signal), set the LOCOCR.LCSTP bit to 0 (the LOCO operates). Furthermore, if a transition to software standby or deep software standby is to be made, the only possible value for the LVD2RN bit is 0 (negation follows a stabilization time after $VCC > V_{det2}$ is detected). Do not set the LVD2RN bit to 1 (negation follows a stabilization time after assertion of the LVD2 reset signal) when this is the case.

8.3 VCC Input Voltage Monitor

8.3.1 Monitoring Vdet0

Monitoring Vdet0 is not possible.

8.3.2 Monitoring Vdet1

Table 8.2 lists the procedures for setting up monitoring against Vdet1. After the settings are completed, results of comparison by voltage monitoring 1 can be monitored by using the LVD1SR.LVD1MON flag.

Table 8.2 Procedures for Setting up Monitoring against Vdet1

Step	Monitoring the Results of Comparison by Voltage Monitoring 1	
Setting the voltage detection 1 circuit	1	Select the detection voltage by setting the LVDLVL.R.LVD1LVL[3:0] bits.
	2	Set LVCMP.R.LVD1E = 1 (enabling the voltage detection 1 circuit).
	3	Wait for at least $t_d(E-A)$ (LVD operation stabilization time after LVD is enabled). ^{*1}
Setting the digital filter ^{*2}	4	Select the sampling clock for the digital filter by setting the LVD1CR0.LVD1FSAMP[1:0] bits.
	5	Set LVD1CR0.LVD1DFDIS = 0 (enabling the digital filter).
	6	Wait for at least $2n + 3$ cycles of the LOCO (where $n = 2, 4, 8, 16$, and the sampling clock for the digital filter is the LOCO frequency-divided by n).
Enabling output	7	Set LVD1CR0.LVD1CMPE = 1 (enabling output of the results of comparison by voltage monitoring 1).

Note 1. Steps 4 to 6 can be performed during the waiting time of step 3. For details of $t_d(E-A)$, see section 45, Electrical Characteristics.

Note 2. Steps 4 to 6 are not required if the digital filter is not in use.

8.3.3 Monitoring Vdet2

Table 8.3 lists the procedures for setting up monitoring against Vdet2. After the settings are completed, results of comparison by voltage monitoring 2 can be monitored by using the LVD2SR.LVD2MON flag.

Table 8.3 Procedures for Setting up Monitoring against Vdet2

Step	Monitoring the Results of Comparison by Voltage Monitoring 2	
Setting the voltage detection 2 circuit	1	Select the detection voltage by setting the LVDLVL.R.LVD2LVL[3:0] bits.
	2	Set LVCMP.R.LVD2E = 1 (enabling the voltage detection 2 circuit).
	3	Wait for at least $t_d(E-A)$ (LVD operation stabilization time after LVD is enabled). ^{*1}
Setting the digital filter ^{*2}	4	Select the sampling clock for the digital filter by setting the LVD2CR0.LVD2FSAMP[1:0] bits.
	5	Set LVD2CR0.LVD2DFDIS = 0 (enabling the digital filter).
	6	Wait for at least $2n + 3$ cycles of the LOCO (where $n = 2, 4, 8, 16$, and the sampling clock for the digital filter is the LOCO frequency-divided by n).
Enabling output	7	Set LVD2CR0.LVD2CMPE = 1 (enabling output of the results of comparison by voltage monitoring 2).

Note 1. Steps 4 to 6 can be performed during the waiting time of step 3. For details of $t_d(E-A)$, see section 45, Electrical Characteristics.

Note 2. Steps 4 to 6 are not required if the digital filter is not in use.

8.4 Reset from Voltage Monitor 0

When using the reset from voltage monitor 0, clear the OFS1.LVDAS bit to 0 (enabling the voltage monitor 0 reset after a reset).

Figure 8.4 shows an example of operations for a voltage monitoring 0 reset.




Figure 8.4 Example of Voltage Monitoring 0 Reset Operation

8.5 Interrupt and Reset from Voltage Monitor 1

An interrupt or reset can be generated in response to the results of comparison by the voltage detection 1 circuit.

Table 8.4 lists the procedures for setting bits related to the voltage monitor 1 interrupt and voltage monitor 1 reset so that voltage monitoring operates. Table 8.5 shows the procedure for setting bits related to the voltage monitor 1 interrupt and voltage monitor 1 reset so that voltage monitoring stops. Figure 8.5 shows an example of operations for a voltage monitor 1 interrupt. For the operation of the voltage monitor 1 reset, see Figure 6.2 in section 6, Resets.

Furthermore, if you intend to use the voltage monitoring 1 circuit in software standby or deep software standby mode, make settings for the voltage monitoring 1 circuit according to the following procedures.

(1) Setting in software standby mode

- Disable the digital filter (LVD1DFDIS = 1).
- After $VCC > V_{det1}$ is detected, negate the voltage monitoring 1 reset signal (LVD1RN = 0) following a stabilization time.

(2) Settings in deep software standby mode

- Disable the digital filter (LVD1DFDIS = 1).
- Enable voltage monitoring 1 interrupts (LVD1RI = 0). If the voltage monitoring 1 reset is enabled (LVD1RI = 1), a transition to deep software standby mode will not be possible, and the transition will be to software standby mode instead.

Table 8.4 Procedures for Setting Bits Related to the Voltage Monitoring 1 Interrupt and Voltage Monitoring 1 Reset so that Voltage Monitoring Operates

Step	Voltage Monitoring 1 Interrupt (Voltage Monitoring 1 ELC Event Output)	Voltage Monitoring 1 Reset
Setting the voltage detection 1 circuit	1	Select the detection voltage by setting the LVDLVL.R.LVD1LVL[3:0] bits.
	2	Set LVCMPCR.LVD1E = 1 (enabling the voltage detection 1 circuit).
	3	Wait for at least $t_d(E-A)$ (LVD operation stabilization time after LVD is enabled). ^{*1}
Setting the digital filter ^{*2}	4	Select the sampling clock for the digital filter by setting the LVD1CR0.LVD1FSAMP[1:0] bits.
	5	Set LVD1CR0.LVD1DFDIS = 0 (enabling the digital filter).
	6	Wait for at least $2n + 3$ cycles of the LOCO (where $n = 2, 4, 8, 16$, and the sampling clock for the digital filter is the LOCO frequency-divided by n).
Setting the voltage monitoring 1 interrupt or reset	7	Set LVD1CR0.LVD1RI = 0 (selecting the voltage monitoring 1 interrupt). • Set LVD1CR0.LVD1RI = 1 (selecting the voltage monitoring 1 reset). • Select the type of the reset negation by setting the LVD1CR0.LVD1RN bit.
	8	• Select the timing of interrupt requests by setting the LVD1CR1.LVD1IDTSEL[1:0] bits. • Select the type of interrupt by setting the LVD1CR1.LVD1IRQSEL bit.
Enabling output	9	Set LVD1SR.LVD1DET = 0.
	10	Set LVD1CR0.LVD1RIE = 1 (enabling the voltage monitoring 1 interrupt or reset). ^{*3}
	11	Set LVD1CR0.LVD1CMPE = 1 (enabling output of the results of comparison by voltage monitoring 1).

Note 1. Steps 4 to 10 can be performed during the waiting time of step 3. For details of $t_d(E-A)$, see section 45, Electrical Characteristics.

Note 2. Steps 4 to 6 are not required if the digital filter is not in use.

Note 3. Step 10 is not required if only the ELC event signal is to be output.

Table 8.5 Procedures for Setting Bits Related to the Voltage Monitoring 1 Interrupt and Voltage Monitoring 1 Reset so that Voltage Monitoring Stops

Step		Voltage Monitoring 1 Interrupt (Voltage Monitoring 1 ELC Event Output), Voltage Monitoring 1 Reset
Settings to stop enabling of output	1	Set LVD1CR0.LVD1CMPE = 0 (disabling output of the results of comparison by voltage monitoring 1).
	2	Wait for at least $2n + 3$ cycles of the LOCO (where $n = 2, 4, 8, 16$, and the sampling clock for the digital filter is the LOCO frequency-divided by n). ^{*1}
	3	Set LVD1CR0.LVD1RIE = 0 (disabling the voltage monitoring 1 interrupt or reset). ^{*2}
Stopping the digital filter	4	Set LVD1CR0.LVD1DFDIS = 1 (disabling the digital filter). ^{*1, *3}
Stopping the voltage detection 1 circuit	5	Set LVCMPCR.LVD1E = 0 (disabling the voltage detection 1 circuit).

Note 1. Steps 2 and 4 are not required if the digital filter is not in use.

Note 2. Step 3 is not required if only the ELC event signal is to be output.

Note 3. To disable the digital filter from its enabled state and then re-enable it, disable it and wait for at least two cycles of the LOCO before re-enabling it.

If the voltage monitoring 1 interrupt or voltage monitoring 1 reset setting is to be made again after it has been used and stopped once, the following steps in the procedures for stopping and making the setting can be omitted according to the condition.

- Setting or stopping the voltage detection 1 circuit is not required if the setting for the voltage detection 1 circuit is not to be changed.
- Setting or stopping the digital filter is not required if the setting for the digital filter is not to be changed.
- Setting the voltage monitoring 1 interrupt or reset is not required if the setting for the voltage monitoring 1 interrupt or voltage monitoring 1 reset is not to be changed.




Figure 8.5 Example of Voltage Monitoring 1 Interrupt Operation

8.6 Interrupt and Reset from Voltage Monitor 2

An interrupt or reset can be generated in response to the results of comparison by the voltage detection 2 circuit. Table 8.6 shows the procedures for setting bits related to the voltage monitor 2 interrupt and voltage monitor 2 reset so that voltage monitoring operates. Table 8.7 shows the procedure for setting bits related to the voltage monitor 2 interrupt and voltage monitor 2 reset so that voltage monitoring stops. Figure 8.6 shows an example of operations for a voltage monitor 2 interrupt. For the operation of the voltage monitor 2 reset, see Figure 6.2 in section 6, Resets. Furthermore, if you intend to use the voltage monitoring 2 circuit in software standby or deep software standby mode, make settings for the voltage monitoring 2 circuit according to the following procedures.

(1) Setting in software standby mode

- Disable the digital filter (LVD2DFDIS = 1).
- After $VCC > V_{det2}$ is detected, negate the voltage monitoring 2 reset signal (LVD2RN = 0) following a stabilization time.

(2) Settings in deep software standby mode

- Disable the digital filter (LVD2DFDIS = 1).
- Enable voltage monitoring 2 interrupts (LVD2RI = 0). If the voltage monitoring 2 reset is enabled (LVD2RI = 1), a transition to deep software standby mode will not be possible, and the transition will be to software standby mode instead.

Table 8.6 Procedures for Setting Bits Related to the Voltage Monitoring 2 Interrupt and Voltage Monitoring 2 Reset so that Voltage Monitoring Operates

Step	Voltage Monitoring 2 Interrupt (Voltage Monitoring 2 ELC Event Output)		Voltage Monitoring 2 Reset
Setting the voltage detection 2 circuit	1	Select the detection voltage by setting the LVDLVL.R.LVD2LVL[3:0] bits.	
	2	Set LVCMPCR.LVD2E = 1 (enabling the voltage detection 2 circuit).	
	3	Wait for at least $t_d(E-A)$ (LVD operation stabilization time after LVD is enabled). ^{*1}	
Setting the digital filter ^{*2}	4	Select the sampling clock for the digital filter by setting the LVD2CR0.LVD2FSAMP[1:0] bits.	
	5	Set LVD2CR0.LVD2DFDIS = 0 (enabling the digital filter).	
	6	Wait for at least $2n + 3$ cycles of the LOCO (where $n = 2, 4, 8, 16$, and the sampling clock for the digital filter is the LOCO frequency-divided by n).	
Setting the voltage monitoring 2 interrupt or reset	7	Set LVD2CR0.LVD2RI = 0 (selecting the voltage monitoring 2 interrupt).	<ul style="list-style-type: none"> • Set LVD2CR0.LVD2RI = 1 (selecting the voltage monitoring 2 reset). • Select the type of the reset negation by setting the LVD2CR0.LVD2RN bit.
	8	<ul style="list-style-type: none"> • Select the timing of interrupt requests by setting the LVD2CR1.LVD2IDTSEL[1:0] bits. • Select the type of interrupt by setting the LVD2CR1.LVD2IRQSEL bit. 	—
Enabling output	9	Set LVD2SR.LVD2DET = 0.	
	10	Set LVD2CR0.LVD2RIE = 1 (enabling the voltage monitoring 2 interrupt or reset). ^{*3}	
	11	Set LVD2CR0.LVD2CMPE = 1 (enabling output of the results of comparison by voltage monitoring 2).	

Note 1. Steps 4 to 10 can be performed during the waiting time of step 3. For details of $t_d(E-A)$, see section 45, Electrical Characteristics.

Note 2. Steps 4 to 6 are not required if the digital filter is not in use.

Note 3. Step 10 is not required if only the ELC event signal is to be output.

Table 8.7 Procedures for Setting Bits Related to the Voltage Monitoring 2 Interrupt and Voltage Monitoring 2 Reset so that Voltage Monitoring Stops

Step		Voltage Monitoring 2 Interrupt (Voltage Monitoring 2 ELC Event Output), Voltage Monitoring 2 Reset
Settings to stop enabling of output	1	Set LVD2CR0.LVD2CMPE = 0 (disabling output of the results of comparison by voltage monitoring 2).
	2	Wait for at least $2n + 3$ cycles of the LOCO (where $n = 2, 4, 8, 16$, and the sampling clock for the digital filter is the LOCO frequency-divided by n). ^{*1}
	3	Set LVD2CR0.LVD2RIE = 0 (disabling the voltage monitoring 2 interrupt or reset). ^{*2}
Stopping the digital filter	4	Set LVD2CR0.LVD2DFDIS = 1 (disabling the digital filter). ^{*1, *3}
Stopping the voltage detection 1 circuit	5	Set LVCMPCR.LVD2E = 0 (disabling the voltage detection 2 circuit).

Note 1. Steps 2 and 4 are not required if the digital filter is not in use.

Note 2. Step 3 is not required if only the ELC event signal is to be output.

Note 3. To disable the digital filter from its enabled state and then re-enable it, disable it and wait for at least two cycles of the LOCO before re-enabling it.

If the voltage monitoring 2 interrupt or voltage monitoring 2 reset setting is to be made again after it has been used and stopped once, the following steps in the procedures for stopping and making the setting can be omitted according to the condition.

- Setting or stopping the voltage detection 2 circuit is not required if the setting for the voltage detection 2 circuit is not to be changed.
- Setting or stopping the digital filter is not required if the setting for the digital filter is not to be changed.
- Setting the voltage monitoring 2 interrupt or reset is not required if the setting for the voltage monitoring 2 interrupt or voltage monitoring 2 reset is not to be changed.




Figure 8.6 Example of Voltage Monitoring 2 Interrupt Operation

8.7 Event Link Output

The LVD can output the event signals to the event link controller (ELC).

(1) Vdet1 passage detection event

The LVD outputs the event signal when it is detected that the voltage has passed the Vdet1 voltage while both the voltage detection 1 circuit and the voltage monitoring 1 circuit comparison result output are enabled.

(2) Vdet2 passage detection event

The LVD outputs the event signal when it is detected that the voltage has passed the Vdet2 voltage while both the voltage detection 2 circuit and the voltage monitoring 2 circuit comparison result output are enabled.

When enabling the LVD's event link output function, be sure to make settings for enabling the LVD before enabling the LVD event link function of the ELC. To stop the LVD's event link output function, be sure to make settings for stopping the LVD after disabling the LVD event link function of the ELC.

8.7.1 Interrupt Handling and Event Linking

The LVD has the bits to separately enable or disable the voltage monitoring 1 and 2 interrupts. When an interrupt source is generated and the interrupt is enabled by the interrupt enable bit, the interrupt signal (LVD1RIE and LVD2RIE) is output to the CPU.

On the contrary, as soon as an interrupt source is generated, the event link signal is output as the event signal to the other module via the ELC regardless of the state of the interrupt enable bit.

It is possible to output voltage monitoring 1 and 2 interrupts in software standby and deep software standby modes. The event signals for the ELC in software standby and deep software standby modes, are output as follows:

- When the event Vdet1/Vdet2 are detected in software standby mode, no event signals are generated for the ELC because no clock is presented in software standby mode. Since Vdet1/Vdet2 passage detection flags are preserved, however, when the supply of the clock is resumed after restoring from software standby mode, the event signals for the ELC are output according to the state of the Vdet1/Vdet2 passage detection flags.
- If events of passing Vdet1/Vdet2 are detected in deep software standby mode, no event signals are generated for the ELC.

9. Clock Generation Circuit

9.1 Overview

This MCU incorporates a clock generation circuit.

Table 9.1 lists the specifications of the clock generation circuit. Figure 9.1 shows a block diagram of the clock generation circuit.

Table 9.1 Specifications of Clock Generation Circuit

Item	Specification
Use	<ul style="list-style-type: none"> Generates the system clock (ICLK) to be supplied to the CPU, DMAC, DTC, code flash memory, and RAM. Generates the peripheral module clock (PCLKA) to be supplied to the RSPI, SCli, MTU3 (internal peripheral buses), GPTW (internal peripheral buses), and HRPWM (internal peripheral buses). Generates the peripheral module clock (PCLKB) to be supplied to peripheral modules. Generates the counter reference clock for the peripheral module to be supplied to the MTU3 and GPTW and the reference clock (PCLKC) for the HRPWM. Generates the peripheral module clocks (for analog conversion) (PCLKD) to be supplied to S12AD. Generates the flash-IF clock (FCLK) to be supplied to the flash interface. Generates the external bus clock (BCLK) to be supplied to the external bus. Generates the USB clock (UCLK) to be supplied to the USBb. Generates the CAC clock (CACCLK) to be supplied to the CAC. Generates the CAN clock (CANMCLK) to be supplied to the CAN. Generates the IWDt-dedicated clock (IWDTCCLK) to be supplied to the IWDt.
Operating frequency*1	<ul style="list-style-type: none"> ICLK: 160 MHz (max)*2 PCLKA: 120 MHz (max) PCLKB: 60 MHz (max) PCLKC: 160 MHz (max) PCLKD: 8 MHz to 60 MHz (for conversion with 12-bit A/D converter) FCLK: 4 MHz to 60 MHz (for programming and erasing the code flash memory and data flash memory) 60 MHz (max) (for reading from the data flash memory) BCLK: 60 MHz (max) BCLK pin output: 40 MHz (max) UCLK: 48 MHz (max) CACCLK: Same as the clock from respective oscillators. CANMCLK: 24 MHz (max) IWDTCCLK: 120 kHz
Main clock oscillator	<ul style="list-style-type: none"> Resonator frequency: 8 MHz to 24 MHz External clock input frequency: 24 MHz (max) Connectable resonator or additional circuit: ceramic resonator, crystal resonator Connection pin: EXTAL, XTAL Oscillation stop detection function: When an oscillation stop is detected with the main clock, the system clock source is switched to LOCO, and MTU3 and GPTW output can be forcedly driven to the high-impedance.
PLL frequency synthesizer	<ul style="list-style-type: none"> Input clock source: Main clock, HOCO*3 Input pulse frequency division ratio: Selectable from 1, 2, and 3 Input frequency: 8 MHz to 24 MHz Frequency multiplication ratio: Selectable from 10 to 30 Output clock frequency of the PLL frequency synthesizer: 120 MHz to 240 MHz
High-speed on-chip oscillator (HOCO)	<ul style="list-style-type: none"> Selectable from 16 MHz, 18 MHz, and 20 MHz HOCO power supply control
Low-speed on-chip oscillator (LOCO)	Oscillation frequency: 240 kHz
IWDt-dedicated on-chip oscillator	Oscillation frequency: 120 kHz
Control of output on the BCLK pin	<ul style="list-style-type: none"> BCLK clock output or high output is selectable BCLK or BCLK/2 is selectable
Event linking (output)	Detection of stopping of the main clock oscillator
Event linking (input)	Switching of the clock source to the low-speed on-chip oscillator

Note 1. Restrictions on setting clock frequency: $ICLK \geq BCLK$, $PCLKC \geq PCLKA \geq PCLKB$

Restrictions on clock frequency ratio: (N: integer)
 ICLK:FCLK = N:1 or 1:N; ICLK:PCLKA = N:1 or 1:N; ICLK:PCLKB = N:1 or 1:N;
 ICLK:PCLKC = N:1 or 1:N; ICLK:PCLKD = N:1 or 1:N;
 PCLKA:PCLKC = 1:1 or 1:2, PCLKB:PCLKD = 1:1, 2:1, 4:1 or 1:2

Note 2. When setting the frequency of ICLK to faster than 120 MHz, the value of the MEMWAIT register needs to be changed.

Note 3. When using the HOCO as the input clock source for the PLL, select the multiplication ratio of the PLL so that the HOCO clock oscillation frequency (min./max.) is in the range of 120 to 240 MHz.




Figure 9.1 Block Diagram of Clock Generation Circuit

Table 9.2 lists the input/output pins of the clock generation circuit.


Table 9.2 Input/Output Pins of Clock Generation Circuit

Pin Name	I/O	Description
XTAL	Output	These pins are used to connect a crystal resonator. The EXTAL pin can also be used to input an external clock. For details, section 9.3.2, External Clock Input.
EXTAL	Input	
BCLK	Output	This pin is used to supply external devices with the external bus clock (BCLK).

9.2 Register Descriptions

9.2.1 System Clock Control Register (SCKCR)

Address(es): 0008 0020h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	PCKD[3:0]	Peripheral Module Clock D (PCLKD) Select	b3 b0 0 0 0 0: x1/1 0 0 0 1: x1/2 0 0 1 0: x1/4 0 0 1 1: x1/8 0 1 0 0: x1/16 0 1 0 1: x1/32 0 1 1 0: x1/64 Settings other than above are prohibited.	R/W
b7 to b4	PCKC[3:0]	Peripheral Module Clock C (PCLKC) Select	b7 b4 0 0 0 0: x1/1 0 0 0 1: x1/2 0 0 1 0: x1/4 0 0 1 1: x1/8 0 1 0 0: x1/16 0 1 0 1: x1/32 0 1 1 0: x1/64 Settings other than above are prohibited.	R/W
b11 to b8	PCKB[3:0]	Peripheral Module Clock B (PCLKB) Select	b11 b8 0 0 0 0: x1/1 0 0 0 1: x1/2 0 0 1 0: x1/4 0 0 1 1: x1/8 0 1 0 0: x1/16 0 1 0 1: x1/32 0 1 1 0: x1/64 Settings other than above are prohibited.	R/W
b15 to b12	PCKA[3:0]	Peripheral Module Clock A (PCLKA) Select	b15 b12 0 0 0 0: x1/1 0 0 0 1: x1/2 0 0 1 0: x1/4 0 0 1 1: x1/8 0 1 0 0: x1/16 0 1 0 1: x1/32 0 1 1 0: x1/64 Settings other than above are prohibited.	R/W
b19 to b16	BCK[3:0]	External Bus Clock (BCLK) Select*1	b19 b16 0 0 0 0: x1/1 0 0 0 1: x1/2 0 0 1 0: x1/4 0 0 1 1: x1/8 0 1 0 0: x1/16 0 1 0 1: x1/32 0 1 1 0: x1/64 Settings other than above are prohibited.	R/W
b22 to b20	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Bit	Symbol	Bit Name	Description	R/W
b23	PSTOP1	BCLK Pin Output Control*2	0: BCLK pin output is enabled. 1: BCLK pin output is disabled. (Fixed high)	R/W
b27 to b24	ICK[3:0]	System Clock (ICLK) Select*1	b27 b24 0 0 0 0: x1/1 0 0 0 1: x1/2 0 0 1 0: x1/4 0 0 1 1: x1/8 0 1 0 0: x1/16 0 1 0 1: x1/32 0 1 1 0: x1/64 Settings other than above are prohibited.	R/W
b31 to b28	FCK[3:0]	Flash-IF Clock (FCLK) Select	b31 b28 0 0 0 0: x1/1 0 0 0 1: x1/2 0 0 1 0: x1/4 0 0 1 1: x1/8 0 1 0 0: x1/16 0 1 0 1: x1/32 0 1 1 0: x1/64 Settings other than above are prohibited.	R/W

Note 1. Do not make a setting such that the ICLK runs at a lower frequency than the external bus clock.


Note 2. When operation of the external bus clock is selected, the PE5 I/O port pin function is not available because it is multiplexed on the same pin as the BCLK pin function.

SCKCR should not be modified in the following cases:

- The code flash memory P/E mode entry bit or the data flash memory P/E mode entry bit in the flash P/E mode entry register (FENTRYR.FENTRYC or FENTRYR.FENTRYD) is 1 (P/E mode)
- Time period from WAIT instruction execution for a transition to sleep mode, to return from sleep mode to normal operating mode

9.2.2 Memory Wait Cycle Setting Register (MEMWAIT)

Address(es): 0008 101Ch



Bit	Symbol	Bit Name	Description	R/W
b0	MEMWAIT	Memory Wait Cycle Setting	0: No wait 1: One wait cycle	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The MEMWAIT register specifies the number of access wait cycles of the code flash memory, ECCRAM and others. For the number of cycles for access to the flash memory, refer to section 44, Flash Memory (FLASH); for the number of cycles for access to the ECCRAM, refer to section 43, RAM. The wait cycle for the RAM is 0 regardless of the MEMWAIT bit value.

Set the MEMWAIT to 1 (one waiting cycle) when the ICLK frequency is to be above 120 MHz. Restrictions on setting of the MEMWAIT register are listed in Table 9.3.

Table 9.3 Restrictions on Setting of the MEMWAIT register

MEMWAIT Bit	ICLK ≤ 120 MHz	ICLK > 120 MHz
0	Possible	Prohibited
1	Possible	Possible

To change the frequency of the ICLK from 120 MHz or less to above 120 MHz, set the MEMWAIT to 1 (one wait cycle) first, and then change the frequency in the SCKCR register. To change the frequency from above 120 MHz to 120 MHz or less, change the frequency to 120 MHz or less in the SCKCR register first, and then set the MEMWAIT to 0 (no wait). Figure 9.3 and Figure 9.2 show the procedures for changing the value of the MEMWAIT bit.




Figure 9.2 Procedure for Changing the Settings: From ICLK ≤ 120 MHz and MEMWAIT = 0 to ICLK > 120 MHz and MEMWAIT = 1





Figure 9.3 Procedure for Changing the Settings: From ICLK > 120 MHz and MEMWAIT = 1 to ICLK ≤ 120 MHz and MEMWAIT = 0

9.2.3 System Clock Control Register 2 (SCKCR2)

Address(es): 0008 0024h



Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7 to b4	UCK[3:0]	USB Clock (UCLK) Select	b7 b4 0 0 0 1: $\times 1/2$ 0 0 1 0: $\times 1/3$ 0 0 1 1: $\times 1/4$ 0 1 0 0: $\times 1/5$ Settings other than above are prohibited when USB is in use. When USB is not in use, these bits are read as 0001b. The write value should be 0001b.	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

SCKCR2 should not be modified in the following cases:

- The code flash memory P/E mode entry bit or the data flash memory P/E mode entry bit in the flash P/E mode entry register (FENTRYR.FENTRYC or FENTRYR.FENTRYD) is 1 (P/E mode)
- Time period from WAIT instruction execution for a transition to sleep mode, to return from sleep mode to normal operating mode


UCK[3:0] Bits (USB Clock (UCLK) Select)

These bits select the frequency of the USB clock (UCLK).

The duty ratio is 2:1 when $\times 1/3$ is selected while it is 3:2 when $\times 1/5$ is selected.

9.2.4 System Clock Control Register 3 (SCKCR3)

Address(es): 0008 0026h



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b10 to b8	CKSEL[2:0]	Clock Source Select	b10 b8 0 0 0: LOCO 0 0 1: HOCO 0 1 0: Main clock oscillator 1 0 0: PLL circuit Settings other than above are prohibited.	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

SCKCR3 should not be modified in the following cases:

- The code flash memory P/E mode entry bit or the data flash memory P/E mode entry bit in the flash P/E mode entry register (FENTRYR.FENTRYC or FENTRYR.FENTRYD) is 1 (P/E mode)
- Time period from WAIT instruction execution for a transition to sleep mode, to return from sleep mode to normal operating mode

CKSEL[2:0] Bits (Clock Source Select)

These bits select the source of the system clock (ICLK), peripheral module clocks (PCLKA, PCLKB, PCLKC, and PCLKD), flash-IF clock (FCLK), external bus clock (BCLK), and USB clock (UCLK) from low-speed on-chip oscillator (LOCO), high-speed on-chip oscillator (HOCO), the main clock oscillator, and the PLL circuit.

Transitions to clock sources which are not in operation are prohibited.

9.2.5 PLL Control Register (PLLCR)

Address(es): 0008 0028h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	STC[5:0]					—	—	—	—	PLLSRCSEL	—	—	PLIDIV[1:0]	
0	0	0	1	1	1	0	1	0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W																																																																																										
b1, b0	PLIDIV[1:0]	PLL Input Frequency Division Ratio Select	b1 b0 0 0: x1 0 1: x1/2 1 0: x1/3 1 1: Setting prohibited	R/W																																																																																										
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W																																																																																										
b4	PLLSRCSEL	PLL Clock Source Select *1	0: Main clock oscillator 1: HOCO	R/W																																																																																										
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W																																																																																										
b13 to b8	STC[5:0]	Frequency Multiplication Factor Select	<table border="1"> <thead> <tr> <th>b13</th><th>b8</th><th>b13</th><th>b8</th><th>b13</th><th>b8</th></tr> </thead> <tbody> <tr><td>0 1 0 0 1 1</td><td>x10.0</td><td>1 0 0 0 0 1</td><td>x17.0</td><td>1 0 1 1 1 1</td><td>x24.0</td></tr> <tr><td>0 1 0 1 0 0</td><td>x10.5</td><td>1 0 0 0 1 0</td><td>x17.5</td><td>1 1 0 0 0 0</td><td>x24.5</td></tr> <tr><td>0 1 0 1 0 1</td><td>x11.0</td><td>1 0 0 0 1 1</td><td>x18.0</td><td>1 1 0 0 0 1</td><td>x25.0</td></tr> <tr><td>0 1 0 1 1 0</td><td>x11.5</td><td>1 0 0 1 0 0</td><td>x18.5</td><td>1 1 0 0 1 0</td><td>x25.5</td></tr> <tr><td>0 1 0 1 1 1</td><td>x12.0</td><td>1 0 0 1 0 1</td><td>x19.0</td><td>1 1 0 0 1 1</td><td>x26.0</td></tr> <tr><td>0 1 1 0 0 0</td><td>x12.5</td><td>1 0 0 1 1 0</td><td>x19.5</td><td>1 1 0 1 0 0</td><td>x26.5</td></tr> <tr><td>0 1 1 0 0 1</td><td>x13.0</td><td>1 0 0 1 1 1</td><td>x20.0</td><td>1 1 0 1 0 1</td><td>x27.0</td></tr> <tr><td>0 1 1 0 1 0</td><td>x13.5</td><td>1 0 1 0 0 0</td><td>x20.5</td><td>1 1 0 1 1 0</td><td>x27.5</td></tr> <tr><td>0 1 1 0 1 1</td><td>x14.0</td><td>1 0 1 0 0 1</td><td>x21.0</td><td>1 1 0 1 1 1</td><td>x28.0</td></tr> <tr><td>0 1 1 1 0 0</td><td>x14.5</td><td>1 0 1 0 1 0</td><td>x21.5</td><td>1 1 1 0 0 0</td><td>x28.5</td></tr> <tr><td>0 1 1 1 0 1</td><td>x15.0</td><td>1 0 1 0 1 1</td><td>x22.0</td><td>1 1 1 0 0 1</td><td>x29.0</td></tr> <tr><td>0 1 1 1 1 0</td><td>x15.5</td><td>1 0 1 1 0 0</td><td>x22.5</td><td>1 1 1 0 1 0</td><td>x29.5</td></tr> <tr><td>0 1 1 1 1 1</td><td>x16.0</td><td>1 0 1 1 0 1</td><td>x23.0</td><td>1 1 1 0 1 1</td><td>x30.0</td></tr> <tr><td>1 0 0 0 0 0</td><td>x16.5</td><td>1 0 1 1 1 0</td><td>x23.5</td><td></td><td></td></tr> </tbody> </table> <p>Settings other than above are prohibited.</p>	b13	b8	b13	b8	b13	b8	0 1 0 0 1 1	x10.0	1 0 0 0 0 1	x17.0	1 0 1 1 1 1	x24.0	0 1 0 1 0 0	x10.5	1 0 0 0 1 0	x17.5	1 1 0 0 0 0	x24.5	0 1 0 1 0 1	x11.0	1 0 0 0 1 1	x18.0	1 1 0 0 0 1	x25.0	0 1 0 1 1 0	x11.5	1 0 0 1 0 0	x18.5	1 1 0 0 1 0	x25.5	0 1 0 1 1 1	x12.0	1 0 0 1 0 1	x19.0	1 1 0 0 1 1	x26.0	0 1 1 0 0 0	x12.5	1 0 0 1 1 0	x19.5	1 1 0 1 0 0	x26.5	0 1 1 0 0 1	x13.0	1 0 0 1 1 1	x20.0	1 1 0 1 0 1	x27.0	0 1 1 0 1 0	x13.5	1 0 1 0 0 0	x20.5	1 1 0 1 1 0	x27.5	0 1 1 0 1 1	x14.0	1 0 1 0 0 1	x21.0	1 1 0 1 1 1	x28.0	0 1 1 1 0 0	x14.5	1 0 1 0 1 0	x21.5	1 1 1 0 0 0	x28.5	0 1 1 1 0 1	x15.0	1 0 1 0 1 1	x22.0	1 1 1 0 0 1	x29.0	0 1 1 1 1 0	x15.5	1 0 1 1 0 0	x22.5	1 1 1 0 1 0	x29.5	0 1 1 1 1 1	x16.0	1 0 1 1 0 1	x23.0	1 1 1 0 1 1	x30.0	1 0 0 0 0 0	x16.5	1 0 1 1 1 0	x23.5			R/W
b13	b8	b13	b8	b13	b8																																																																																									
0 1 0 0 1 1	x10.0	1 0 0 0 0 1	x17.0	1 0 1 1 1 1	x24.0																																																																																									
0 1 0 1 0 0	x10.5	1 0 0 0 1 0	x17.5	1 1 0 0 0 0	x24.5																																																																																									
0 1 0 1 0 1	x11.0	1 0 0 0 1 1	x18.0	1 1 0 0 0 1	x25.0																																																																																									
0 1 0 1 1 0	x11.5	1 0 0 1 0 0	x18.5	1 1 0 0 1 0	x25.5																																																																																									
0 1 0 1 1 1	x12.0	1 0 0 1 0 1	x19.0	1 1 0 0 1 1	x26.0																																																																																									
0 1 1 0 0 0	x12.5	1 0 0 1 1 0	x19.5	1 1 0 1 0 0	x26.5																																																																																									
0 1 1 0 0 1	x13.0	1 0 0 1 1 1	x20.0	1 1 0 1 0 1	x27.0																																																																																									
0 1 1 0 1 0	x13.5	1 0 1 0 0 0	x20.5	1 1 0 1 1 0	x27.5																																																																																									
0 1 1 0 1 1	x14.0	1 0 1 0 0 1	x21.0	1 1 0 1 1 1	x28.0																																																																																									
0 1 1 1 0 0	x14.5	1 0 1 0 1 0	x21.5	1 1 1 0 0 0	x28.5																																																																																									
0 1 1 1 0 1	x15.0	1 0 1 0 1 1	x22.0	1 1 1 0 0 1	x29.0																																																																																									
0 1 1 1 1 0	x15.5	1 0 1 1 0 0	x22.5	1 1 1 0 1 0	x29.5																																																																																									
0 1 1 1 1 1	x16.0	1 0 1 1 0 1	x23.0	1 1 1 0 1 1	x30.0																																																																																									
1 0 0 0 0 0	x16.5	1 0 1 1 1 0	x23.5																																																																																											
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W																																																																																										

Note 1. Set this bit to 0 when using the USB.

Writing to the PLLCR is prohibited when the PLLCR2.PLEN bit is 0 (the PLL operates).

PLIDIV[1:0] Bits (PLL Input Frequency Division Ratio Select)

These bits select the frequency division ratio of the PLL clock source.

Set these bits so that the frequency of PLL input signal is within the range of 8 MHz to 24 MHz.

PLLSRCSEL Bit (PLL Clock Source Select)

This bit selects the clock source for the PLL.

STC[5:0] Bits (Frequency Multiplication Factor Select)

These bits select the frequency multiplication factor of the PLL circuit.

Set these bits so that the output frequency is within the range of the output clock frequency of the PLL circuit (120 MHz to 240 MHz).

9.2.6 PLL Control Register 2 (PLLCR2)

Address(es): 0008 002Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	PLLEN
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	PLLEN	PLL Stop Control	0: PLL is operating. 1: PLL is stopped.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

PLLEN Bit (PLL Stop Control)

This bit runs or stops the PLL circuit.

The PLL clock source is selectable as the main clock oscillator and HOCO.

Selecting the main clock oscillator as the PLL clock source with the PLLCR.PLLSRCSEL bit requires setting the main clock oscillator wait control register (MOSCWTCR).

After the setting of the PLLEN bit has been changed to make the PLL run, only start using the PLL clock after confirming that the OSCOVFSR.PLOVF flag has been set to 1.


That is, a fixed time for stabilization is required after the setting for PLL operation. A fixed time is also required for oscillation to stop after the setting to stop PLL operation. Accordingly, take note of the following limitations when starting and stopping PLL operation by the PLLEN bit. The following notes apply when selecting the main clock oscillator as the PLL clock source.

- Setting PLL operation with the PLLEN bit is possible regardless of the setting of the OSCOVFSR.PLOVF flag. However, the time until deactivation of the PLL is completed (the time until the PLOVF flag is set to 0 after the setting to stop PLL operation) means that writing to the PLLCR2 register takes longer than the setting to operate the PLL.
- The PLL can be stopped by the PLLEN bit regardless of the setting of the OSCOVFSR.PLOVF flag. However, the wait for oscillation to become stable, i.e. the oscillation settling time (the time until the OSCOVFSR.PLOVF flag is set to 1 after the setting to operate the PLL), means that writing to the PLLCR2 register takes longer than the setting to stop PLL operation.
- Regardless of whether or not the PLL clock is selected as the system clock, confirm that the OSCOVFSR.PLOVF flag has been set to 1 before executing a WAIT instruction to place the chip to software standby or deep software standby after the setting to operate the PLL.
- When a transition to software standby or deep software standby is to follow the setting to stop the PLL, confirm that the OSCOVFSR.PLOVF flag has been set to 0 before executing the WAIT instruction.

Writing of 1 to the PLLEN bit (stopping the PLL) is prohibited while the PLL clock is selected by the clock source select bits in system clock control register 3 (SCKCR3.CKSEL[2:0]).

9.2.7 External Bus Clock Control Register (BCKCR)

Address(es): 0008 0030h



Bit	Symbol	Bit Name	Description	R/W
b0	BCLKDIV	BCLK Pin Output Select	0: BCLK 1: 1/2 BCLK	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

BCKCR should not be modified in the following cases:

- The code flash memory P/E mode entry bit or the data flash memory P/E mode entry bit in the flash P/E mode entry register (FENTRYR.FENTRYC or FENTRYR.FENTRYD) is 1 (P/E mode).
- Time period from WAIT instruction execution for a transition to sleep mode, to return from sleep mode to normal operating mode


BCLKDIV Bit (BCLK Pin Output Select)

This bit selects the clock signal for output from the BCLK pin.

Either the BCLK clock with the frequency selected by the BCK[3:0] bits in SCKCR or the BCLK clock divided by 2 can be selected. To control external bus control signals at the falling edge of the BCLK pin, set this bit to 1.

9.2.8 Main Clock Oscillator Control Register (MOSCCR)

Address(es): 0008 0032h



Bit	Symbol	Bit Name	Description	R/W
b0	MOSTP	Main Clock Oscillator Stop	0: Main clock oscillator is operating. 1: Main clock oscillator is stopped.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

MOSTP Bit (Main Clock Oscillator Stop)

This bit runs or stops the main clock oscillator.

The main clock oscillator is operated or stopped by the MOSTP bit. The main clock oscillator can be started by setting the MOSTP bit to operating.

To make the main clock run, the main clock oscillator wait control register (MOSCWTCR) must be set. In this case, after the setting of the MOSCCR.MOSTP bit has been changed to make the main clock run, only start using the main clock after confirming that the OSCOVFSR.MOOVF flag has been set to 1.

For the main clock oscillator, a fixed time is required for oscillation to become stable after the settings for operation have been made. Furthermore, a fixed time is required for oscillation to actually stop after the settings to stop oscillation have been made. Accordingly, take note of the following limitations when starting and stopping operation.

- Main-clock operation can be selected with the MOSTP bit regardless of the setting of the OSCOVFSR.MOOVF flag. However, the time until deactivation of the main clock is completed (the time until the OSCOVFSR.MOOVF flag is set to 0 after the setting to stop operation) means that writing to the MOSCCR register takes longer than the setting to operate the main clock.
- The main clock can be stopped by the MOSTP bit regardless of the setting of the OSCOVFSR.MOOVF flag. However, the wait for oscillation to become stable, i.e. the oscillation settling time (the time until the OSCOVFSR.MOOVF flag is set to 1 after the setting to operate the main clock), means that writing to the MOSCCR register takes longer than the setting to stop operation.
- Regardless of whether or not it is selected as the system clock, confirm that the OSCOVFSR.MOOVF flag has been set to 1 before executing a WAIT instruction to place the chip to software standby or deep software standby after the setting to operate the main clock oscillator by the MOSTP bit.
- When a transition to software standby or deep software standby is to follow the setting to stop the main clock oscillator, confirm that the OSCOVFSR.MOOVF flag has been set to 0 before executing the WAIT instruction.

Writing of 1 to the MOSTP bit (stopping the main clock oscillator) is prohibited in either of the following cases:

- The main clock oscillator is selected by the clock source select bits in system clock control register 3 (SCKCR3.CKSEL[2:0]).
- 0 (PLL operation) is selected by the PLL stop control bit in PLL control register 2 (PLLCR2.PLEN), and the main clock oscillator is selected by the PLL clock source select bit in the PLL control register (PLLCR.PLLSRCSEL).

9.2.9 Low-Speed On-Chip Oscillator Control Register (LOCOCR)

Address(es): 0008 0034h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	LCSTP
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	LCSTP	LOCO Stop	0: LOCO is operating. 1: LOCO is stopped.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

LCSTP Bit (LOCO Stop)

This bit runs or stops the LOCO.

After the setting of the LCSTP bit has been changed so that the LOCO operates, only start using the LOCO after the LOCO clock oscillation stabilization time (tLOCOWT) has elapsed.

That is, a fixed time for stabilization of oscillation is required for oscillation to become stable after setting LOCO operation with the LCSTP bit. A fixed time is also required for oscillation to stop after the setting to stop the oscillator. Accordingly, take note of the following limitations when starting and stopping the oscillator.

- When restarting the LOCO after it has been stopped, allow at least five cycles of the LOCO as an interval over which it is still stopped.
- Ensure that oscillation by the LOCO is stable when making the setting to stop the LOCO.
- Regardless of whether or not it is selected as the system clock, ensure that oscillation by the LOCO is stable before executing a WAIT instruction to place the chip on software standby or deep software standby.
- When a transition to software standby or deep software standby is to follow the setting to stop the LOCO, wait for at least three cycles of the LOCO after the setting to stop the LOCO and before executing the WAIT instruction.


Writing of 1 to the LCSTP bit (stopping the LOCO) is prohibited while the LOCO is selected by the clock source select bits in system clock control register 3 (SCKCR3.CKSEL[2:0]).

Writing of 1 to the LCSTP bit (stopping the LOCO) is prohibited if detection of oscillation stopping is enabled by the oscillation stop detection enable bit in the oscillation stop detection control register (OSTDCR.OSTDE).

Since the LOCO clock is used to measure the waiting time for other oscillators, the LOCO clock oscillates while the waiting time for other oscillators is being measured, regardless of the setting of LCSTP bit. Therefore, the LOCO clock may be unintentionally supplied even if the LCSTP bit is set to be stopped.

9.2.10 IWDT-Dedicated On-Chip Oscillator Control Register (ILOCOCR)

Address(es): 0008 0035h



Bit	Symbol	Bit Name	Description	R/W
b0	ILCSTP	IWDT-Dedicated On-Chip Oscillator Stop	0: IWDT-dedicated on-chip oscillator is operating. 1: IWDT-dedicated on-chip oscillator is stopped.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

When the IWDT start mode select bit in the option function select register 0 (OFS0.IWDTSTRT) is 0 (IWDT operating), the setting of this register is invalid; it is valid only when the OFS0.IWDTSTRT bit is set to 1 (IWDT stopped). The ILCSTP bit cannot be changed from 0 (IWDT-dedicated on-chip oscillator operating) to 1 (IWDT-dedicated on-chip oscillator stopped) while ILOCOCR is valid.

ILCSTP Bit (IWDT-Dedicated On-Chip Oscillator Stop)


This bit runs or stops the IWDT-dedicated on-chip oscillator.

After the setting of the ILCSTP bit has been changed to make the IWDT-dedicated on-chip oscillator run, confirm that the OSCOVFSR.ILCOVF flag has been set to 1 before starting to use the oscillator.

When a transition to software standby or deep software standby mode is to follow the setting to start the IWDT-dedicated on-chip oscillator, confirm that the OSCOVFSR.ILCOVF flag has been set to 1 before executing the WAIT instruction.

9.2.11 High-Speed On-Chip Oscillator Control Register (HOCOOCR)

Address(es): 0008 0036h



Bit	Symbol	Bit Name	Description	R/W
b0	HCSTP	HOCO Stop	0: HOCO is operating. 1: HOCO is stopped.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. The HCSTP bit value after a reset is 0 when the OFS1.HOCOEN bit is 0. It is 1 when the OFS1.HOCOEN bit is 1.

HCSTP Bit (HOCO Stop)

This bit runs or stops the HOCO.

After the setting of the HCSTP bit has been changed to make the HOCO run, confirm that the OSCOVFSR.HCOVF flag has been set to 1 before starting to use the oscillator.


A fixed time for stabilization is required for oscillation to become stable after setting HOCO operation with the HCSTP bit. Furthermore, a fixed time is required for oscillation to actually stop after the setting to stop operation. Accordingly, take note of the following when starting and stopping operation with the HCSTP bit.

- Setting HOCO operation with the HCSTP bit is possible regardless of the setting of the OSCOVFSR.HCOVF flag. However, the time until deactivation of the HOCO is completed (the time until the OSCOVFSR.HCOVF flag is set to 0 after the setting to stop HOCO operation) means that writing to the HOCOOCR register takes longer than the setting to operate the HOCO.
- The HOCO can be stopped by the HCSTP bit regardless of the setting of the OSCOVFSR.HCOVF flag. However, the wait for oscillation to become stable, i.e. the oscillation settling time (the time until the OSCOVFSR.HCOVF flag is set to 1 after the setting to operate the HOCO), means that writing to the HOCOOCR register takes longer than the setting to stop HOCO operation.
- Regardless of whether or not it is selected as the system clock, confirm that the OSCOVFSR.HCOVF flag has been set to 1 before executing a WAIT instruction to place the chip on software standby or deep software standby after selecting HOCO operation with the HCSTP bit.
- When a transition to software standby or deep software standby is to follow the setting to stop the HOCO, confirm that the OSCOVFSR.HCOVF flag has been set to 0 after the setting to stop the HOCO and before executing the WAIT instruction.

Writing of 1 to the HCSTP bit (stopping the HOCO) is prohibited while the HOCO is selected by the clock source select bits in system clock control register 3 (SCKCR3.CKSEL[2:0]), or the HOCO is selected as the clock source for the PLL by the PLLCR.PLLSRCSEL bit, and the PLL is selected by the SCKCR3.CKSEL[2:0] bits.

9.2.12 High-Speed On-Chip Oscillator Control Register 2 (HOCOCR2)

Address(es): 0008 0037h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	HCFRQ[1:0]	HOCO Frequency Setting	b1 b0 0 0: 16 MHz 0 1: 18 MHz 1 0: 20 MHz Settings other than above are prohibited.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Writing to the HOCOCR2 register is prohibited when the HOCOCR.HCSTP bit is 0 (making the HOCO run).

9.2.13 Oscillation Stabilization Flag Register (OSCOVFSR)

Address(es): 0008 003Ch

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	ILCOV F	HCOVF	PLOVF	—	MOOV F
Value after reset:	0	0	0	0/1*1	0/1*2	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MOOVF	Main Clock Oscillation Stabilization Flag	0: MOSTP = 1 (stopping the main clock oscillator) or oscillation of the main clock has not yet become stable.*3 1: Oscillation of the main clock is stable so the clock is available for use as the system clock.	R
b1	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b2	PLOVF	PLL Clock Oscillation Stabilization Flag	0: The PLL clock is stopped or oscillation of the PLL clock has not yet become stable. 1: Oscillation of the PLL clock is stable so the clock is available for use as the system clock.	R
b3	HCOVF*2	HOCO Clock Oscillation Stabilization Flag	0: The HOCO clock is stopped or oscillation of the HOCO clock has not yet become stable. 1: Oscillation of the HOCO clock is stable so the clock is available for use as the system clock.	R
b4	ILCOVF*1	IWDT-Dedicated Clock Oscillation Stabilization Flag	0: The IWDT-dedicated on-chip oscillator is stopped or oscillation of the IWDT-dedicated on-chip oscillator has not yet become stable. 1: Oscillation of the IWDT-dedicated on-chip oscillator is stable so the clock is available for use as the IWDT-dedicated clock.	R
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. The ILCOVF flag value after a reset is 1 when the OFS0.IWDTSTRT bit is 0. It is 0 when the OFS0.IWDTSTRT bit is 1.

Note 2. The HCOVF flag value after a reset is 1 when the OFS1.HOCOEN bit is 0. It is 0 when the OFS1.HOCOEN bit is 1.

Note 3. If the value set in the wait control register of the main clock oscillator is not sufficient for the given oscillation stabilization time, the oscillation stabilization flag is set to 1 and supply of the clock signal to the internal circuits starts before oscillation is stable. This may cause malfunction of this MCU, so ensure that the setting of the wait control register is at least the oscillation settling time for the oscillator considering the maximum frequency of the LOCO clock.

OSCOVFSR contains flags to indicate the states of operation of the counters within the oscillation stabilization wait circuits for the individual oscillators.

The counters measure the waiting times until each oscillator output clock is supplied to the internal circuits after oscillation starts, and an overflow of a counter indicates the start of clock supply from the corresponding oscillator to the internal circuits.

MOOVF Flag (Main Clock Oscillation Stabilization Flag)

This flag indicates the state of operation of the counter that measures the waiting time for the main clock oscillator.

[Setting condition]

- After the main clock oscillator has stopped and the MOSCCR.MOSTP bit is set to 0, the number of LOCO clock cycles corresponding to the setting of the MOSCWTCR register being counted and supply of the main clock within the MCU starting.

[Clearing condition]

- After the main clock oscillator has started to operate and the MOSCCR.MOSTP bit has been set to 1, deactivation of the main clock oscillator being completed.

PLOVF Flag (PLL Clock Oscillation Stabilization Flag)

This flag indicates the state of operation of the counter that measures the waiting time for the PLL.

[Setting condition]

- After the PLL has stopped and the PLLCR2.PPLEN bit is set to 0, 62 cycles of the LOCO clock being counted and supply of the PLL clock within the MCU starting.

If oscillation by the PLL clock source selected by the PLLCR.PLLSRCSEL bit is not stable when the PPLEN bit is set to 0, counting of LOCO clock cycles proceeds after the oscillation of the PLL clock source has been stabilized.

[Clearing condition]

- After the PLL has started to operate and the PLLCR2.PPLEN bit has been set to 1, deactivation of the PLL being completed.

HCOVF Flag (HOCO Clock Oscillation Stabilization Flag)

This flag indicates the state of operation of the counter that measures the waiting time for the high-speed on-chip oscillator.

[Setting condition]

- After the high-speed on-chip oscillator has stopped and the HOCOCCR.HCSTP bit is set to 0, 25 cycles of the LOCO clock being counted and supply of the HOCO clock within the MCU starting.

[Clearing condition]

- After the high-speed on-chip oscillator has started to operate and the HOCOCCR.HCSTP bit has been set to 1, deactivation of the high-speed on-chip oscillator being completed.

ILCOVF Flag (IWDT-Dedicated Clock Oscillation Stabilization Flag)

This flag indicates the state of operation of the counter that measures the waiting time for the IWDT-dedicated on-chip oscillator.

[Setting condition]

- After the IWDT-dedicated on-chip oscillator has stopped and the ILOCOCCR.ILCSTP bit is set to 0, 34 cycles of the LOCO clock being counted and supply of the IWDT-dedicated clock within the MCU starting.

9.2.14 Oscillation Stop Detection Control Register (OSTDCR)

Address(es): 0008 0040h

	b7	b6	b5	b4	b3	b2	b1	b0
	OSTDE	—	—	—	—	—	—	OSTDIE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OSTDIE	Oscillation Stop Detection Interrupt Enable	0: The oscillation stop detection interrupt is disabled. Oscillation stop detection is not notified to the POE/POEG. 1: The oscillation stop detection interrupt is enabled. Oscillation stop detection is notified to the POE/POEG.	R/W
b6 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	OSTDE	Oscillation Stop Detection Function Enable	0: Oscillation stop detection function is disabled. 1: Oscillation stop detection function is enabled.	R/W

OSTDCR register is used to enable the oscillation stop detection function for the main clock oscillator and conveying of interrupts in response.

OSTDIE Bit (Oscillation Stop Detection Interrupt Enable)

If the oscillation-stop detection flag in the oscillation-stop detection status register (OSTDSR.OSTDF) requires clearing, do this after clearing the OSTDIE bit to 0. Wait for at least two cycles of PCLKB before again setting the OSTDIE bit to 1. According to the number of cycles for access to read out a given I/O register, waiting time longer than two cycles of PCLKB may have to be secured.

OSTDE Bit (Oscillation Stop Detection Function Enable)

This bit enables or disables the oscillation stop detection function.

When the OSTDE bit is 1 (oscillation stop detection function enabled), the LOCO stop bit (LOCOCR.LCSTP) is set to 0 and the LOCO operation is started. The LOCO cannot be stopped while the oscillation stop detection function is enabled; writing 1 to the LOCOCR.LCSTP bit (LOCO stopped) is invalid.


When the oscillation stop detection flag in the oscillation stop detection status register (OSTDSR.OSTDF) is 1 (main clock oscillation stop detected), writing 0 to the OSTDE bit is invalid.

When the OSTDE bit is 1, a transition cannot be made to software standby mode or deep software standby mode. To make a transition to software standby mode or deep software standby mode, execute the WAIT instruction with the OSTDE bit being 0.

To check the oscillation stop detection flag in the oscillation stop detection status register (OSTDSR.OSTDF), wait for at least three cycles of ICLK after the OSTDE bit has been set to 1 (oscillation stop detection enabled).

9.2.15 Oscillation Stop Detection Status Register (OSTDSR)

Address(es): 0008 0041h



Bit	Symbol	Bit Name	Description	R/W
b0	OSTDF	Oscillation Stop Detection Flag	0: Stopping of the main clock oscillator has not been detected. 1: Stopping of the main clock oscillator has been detected.	R/(W) *1
b7 to b1	—	Reserved	These bits are read as 0 and cannot be modified.	R

Note 1. This bit can only be set to 0.

The OSTDSR register indicates the detection of stopping of the main clock oscillator.

OSTDF Flag (Oscillation Stop Detection Flag)

This bit is a flag to indicate the main clock status. When the OSTDF flag is 1, it indicates that the main clock oscillation stop has been detected.

Once the main clock oscillation stop is detected, the OSTDF flag is not set to 0 even though the main clock oscillation is restarted. The OSTDF flag is set to 0 by reading 1 from the bit and then writing 0. At least 3 ICLK cycles of wait time is necessary between writing 0 to OSTDF and reading OSTDF as 0. If the OSTDF flag is set to 0 from 1 while the main clock oscillation is stopped, the OSTDF flag becomes 0 and then returns to 1.

The OSTDF flag cannot be modified to 0 while the main clock oscillator or PLL is selected by the clock source select bits in system clock control register 3 (SCKCR3.CKSEL[2:0]) (010b or 100b). The OSTDF flag should be set to 0 after switching the clock source to other sources than the main clock oscillator and PLL. When a resonator is selected as the source for the main clock oscillator, apply a reset to clear the OSTDF flag.

[Setting condition]


- The main clock oscillation is stopped with the OSTDCR.OSTDE being 1 (oscillation stop detection function enabled).

[Clearing condition]

- 1 is read and then 0 is written when the SCKCR3.CKSEL[2:0] bits are neither 010b nor 100b.

9.2.16 Main Clock Oscillator Wait Control Register (MOSCWTCR)

Address(es): 0008 00A2h



MOSCWTCR is used to control the waiting time until output of the signal from the main clock oscillator to the internal circuits starts. The oscillation stabilization wait circuit for the main clock oscillator measures the waiting time by counting the number of LOCO clock cycles corresponding to the setting of the MOSCWTCR register.

The oscillation stabilization wait circuit measures the waiting time and controls the clock supply within the MCU. When the main clock oscillator starts by setting the MOSCCR.MOSTP bit, the oscillation stabilization wait circuit starts counting the waiting time with the LOCO clock. The clock supply within the MCU is disabled over the period until counting of the set number of cycles is completed. After counting is completed, supply of the clock signal within the MCU starts and the OSCOVFSR.MOOVF flag is set to 1.

Counting of LOCO clock cycles by the oscillation stabilization wait circuit proceeds regardless of the setting of the LOCOCR.LCSTP bit. Hardware automatically controls running and stopping of the LOCO clock for measurement of the waiting time.

Values can only be written to MOSCWTCR while the MOSCCR.MOSTP bit is 1 or the OSCOVFSR.MOOVF flag is 1; do not attempt writing to MOSCWTCR if neither is the case.

The waiting time is not required when an external clock signal is input for the main clock oscillator. Set the MSTS[7:0] bits to 00h.

The value of the MSTS[7:0] bits required for correspondence with the waiting time required to secure stable oscillation by the main clock oscillator is obtained by using the maximum frequency for fLOCO in the formula below.

$$\text{MSTS}[7:0] > (\text{tMAINOSC} \times \text{fLOCO_max}) + 16/32$$

(tMAINOSC: main clock oscillation stabilization time; fLOCO_max: maximum frequency for fLOCO)

If tMAINOSC is 1 ms and fLOCO_max is 264 kHz (the period is 1/3.78 μs), the formula gives MSTS[7:0] > (1 ms × (264 kHz) + 16)/32 = 8.75, so set the MSTS[7:0] bits to 9.

Waiting time:


When LOCO is at its highest frequency: $(9 \times 32 - 16) \times (1/264 \text{ kHz} = 3.78 \mu\text{s}) = 1.028 \text{ ms}$

When LOCO is at its normal frequency: $(9 \times 32 + 3) \times (1/240 \text{ kHz} = 4.18 \mu\text{s}) = 1.216 \text{ ms}$

When LOCO is at its lowest frequency: $(9 \times 32 + 10) \times (1/216 \text{ kHz} = 4.63 \mu\text{s}) = 1.380 \text{ ms}$

9.2.17 Main Clock Oscillator Function Control Register (MOFCR)

Address(es): 0008 C293h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5, b4	MODRV2[1:0]	Main Clock Oscillator Driving Ability 2 Switching	b5 b4 0 0: 20.1 to 24 MHz 0 1: 16.1 to 20 MHz 1 0: 8.1 to 16 MHz 1 1: 8 MHz	R/W
b6	MOSEL	Main Clock Oscillator Switching	0: Resonator 1: External clock input	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

MOFCR selects the driving ability of the main clock oscillator, and also selects the oscillator or an external clock signal.

MODRV2[1:0] Bits (Main Clock Oscillator Driving Ability 2 Switching)

These bits switch the driving ability of the main clock oscillator.

Specify the driving ability according to the frequency of a crystal connected to the main clock oscillator.

The frequency ranges specified in the bit description of the MODRV2[1:0] bits are the reference values of the crystal with capacitive load of 8 pF. A setting value may not fit within the frequency range depending on a crystal. Use values recommended by the resonator manufacturer.

In case of a ceramic resonator, it may be better to select lower frequency range than the frequency of the resonator (for example, specify 10b instead of 01b when a ceramic resonator with the frequency range from 16.1 to 20 MHz is used). Use values recommended by the resonator manufacturer.

MOSEL Bit (Main Clock Oscillator Switching)

This bit switches the source for the main clock oscillator.

9.2.18 High-Speed On-Chip Oscillator Power Supply Control Register (HOCOPCR)

Address(es): 0008 C294h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	HOCO PCNT
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	HOCOPCNT	High-Speed On-Chip Oscillator Power Supply Control	0: Turns the power supply of the HOCO on. 1: Turns the power supply of the HOCO off.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

HOCOPCNT Bit (High-Speed On-Chip Oscillator Power Supply Control)

This bit controls the power supply for the HOCO.

When this bit is set to 0, the power supply of the HOCO is turned on, enabling oscillation.

When this bit is set to 1, the power supply of the HOCO is turned off, reducing power consumption.

When setting the HOCOPCNT bit to 1, set the HOCO stop bit in the high-speed on-chip oscillator control register (HOCOOCR.HCSTP) to 1 (HOCO stopped) beforehand.

After the HOCOPCNT bit is changed from 1 to 0, oscillation settling time is required before the HOCOOCR.HCSTP bit is set to 0. For details, see section 45, Electrical Characteristics.

Do not change the value of the HOCOPCNT bit when the HOCO is selected as the clock source by the clock source select bits in system clock control register 3 (SCKCR3.CKSEL[2:0]).

9.3 Main Clock Oscillator

There are two ways of supplying the clock signal to the main clock oscillator: connecting an oscillator or the input of an external clock signal.

9.3.1 Connecting a Crystal Resonator

Figure 9.4 shows an example of connecting a crystal.

Connect capacitors referring to the capacitive load of the crystal to be used. In addition, a damping resistor R_d should be added, if necessary. The values of capacitors and resistor vary depending on the resonator and the oscillator driving ability. Use values recommended by the resonator manufacturer. If use of an external feedback resistor (R_f) is directed by the resonator manufacturer, insert an R_f between EXTAL and XTAL by following the instruction.

When connecting a resonator to supply the clock, the frequency of the crystal must be in the frequency range of the resonator for the main clock oscillator described in Table 9.1.

When a resonator is connected, setting the MOFCR.MODRV2[1:0] bits (Main Clock Oscillator Driving Ability 2 Switching) is required.

The frequency ranges that are specified in the bit description of the MODRV2[1:0] bits are the reference values of the crystal with capacitive load of $C_L = 8$ pF. The setting value may not fit within the frequency range depending on a crystal. Use values recommended by the resonator manufacturer.

In case of a ceramic resonator, it may be better to select lower frequency range than the frequency of the resonator. (For example, specify 10b instead of 01b when a ceramic resonator with the frequency range of 16.1 to 20 MHz is used). Use values recommended by the resonator manufacturer.




Figure 9.4 Example of Crystal Connection

Table 9.4 Damping Resistance (Reference Values)

Frequency (MHz)	8	12	16	20	24
R_d (Ω)	0	0	0	0	0

Figure 9.5 shows an equivalent circuit of the crystal resonator. Use a crystal resonator that has the characteristics shown in Table 9.5.




Figure 9.5 Equivalent Circuit of Crystal Resonator

Table 9.5 Crystal Characteristics (Reference Values)

Frequency (MHz)	8	12	16	20	24
R_S max (Ω)	300	100	80	50	50

9.3.2 External Clock Input

Figure 9.6 shows examples of connection of external clock input. Set the MOFCR.MOSEL bit to 1 and open the XTAL pin to operate the oscillator by inputting an external clock signal.




Figure 9.6 Example of Connection of External Clock

9.3.3 Notes on the External Clock Input

The frequency of the external clock input can only be changed while the main clock oscillator is stopped. Do not change the frequency of the external clock input while the setting of the main clock oscillator stop bit (MOSCCR.MOSTP) is 0 (making the main clock oscillator run).

9.4 Oscillation Stop Detection Function

9.4.1 Oscillation Stop Detection and Operation after Detection

The oscillation stop detection function is used to detect the main clock oscillator stop and to supply LOCO clock pulses from the low-speed on-chip oscillator as the system clock source instead of the main clock or PLL clock. When the HOCO is selected as the clock source for the PLL and the PLL clock is selected as the system clock, the system clock is not switched to the LOCO even if stopping of the main clock is detected.

An oscillation stop detection interrupt request can be generated when an oscillation stop is detected. In addition, the MTU3 and GPTW output can be forcedly driven to the high-impedance on the detection. For details, see section 22, Multi-Function Timer Pulse Unit 3 (MTU3d), section 23, Port Output Enable 3 (POE3B), and section 26, GPTW Port Output Enable (POEG).

In the MCU, the input clock remaining at a given level over a certain period due, for example, to a malfunction of the main clock oscillator, is the criterion to detect stopping of the main clock. For details of the detection period, refer to Table 45.55, Oscillation Stop Detection Circuit Characteristics.

When an oscillation stop is detected, the main clock or PLL clock selected by the clock source select bits (SCKCR3.CKSEL[2:0]) is switched to the LOCO clock by the corresponding selectors in the former stage.

Therefore, on detection of oscillation stopping while the PLL clock or system clock is selected as the source of the main clock, the system clock source is switched to the LOCO clock without a change of CKSEL[2:0].

Switching between the main clock and LOCO clock or between the PLL clock and LOCO clock is controlled by the oscillation stop detection flag (OSTDSR.OSTDF). Switching to the LOCO clock is carried out by setting the OSTDF flag.

After a reset is released, activate the main clock oscillator, and then, set the SCKCR3.CKSEL[2:0] bits to the main clock or PLL clock after the specified oscillation settling time has elapsed. If a resonator is selected as the source of the main clock oscillator, apply a reset to clear the OSTDF flag.

When the external clock input is selected as the source for the main clock oscillator, clearing the OSTDF flag by the software switches the clock source back to the main clock or PLL clock.

However, the OSTDF flag cannot be cleared if the main clock oscillator is selected with the SCKCR3.CKSEL [2:0] bits, or if the PLL clock is selected in a state that the main clock oscillator is set for a clock source. After detecting the oscillation stop, in order to set the clock source back to the main clock or the PLL clock, change the setting of the SCKCR3.CKSEL[2:0] bits to the setting other than the main clock oscillator and the PLL clock with the main clock oscillator as the clock source, and then, clear the OSTDF flag by the software. Subsequently, confirm that the OSTDF flag is not set again, and then, set the SCKCR3.CKSEL [2:0] bits to the main clock or PLL clock after the specified oscillation settling time has elapsed.

After a reset is released, the main clock oscillator is stopped and the oscillation stop detection function is disabled. To enable the oscillation stop detection function, activate the main clock oscillator and write 1 to the oscillation stop detection function enable bit (OSTDCR.OSTDE) after confirming that the OSCOVFSR.MOOVF flag or OSCOVFSR.PLOVF flag have been set to 1.

The oscillation stop detection function is provided against the main clock stop by an external cause. Therefore, the oscillation stop detection function should be disabled before the main clock oscillator is stopped by the software or a transition is made to software standby mode or deep software standby mode.

The clocks that are switched to the LOCO clock by the oscillation stop detection are: the main clock, PLL clock, CAC main clock (CACMCLK), and CAN clock (CANMCLK), which are provided as the system clock sources.

Note that the frequencies of the derived clock signals after switching to the LOCO depends on the settings of the system clock control registers (SCKCR, SCKCR2, or SCKCR3).

Figure 9.7 shows an example of a flowchart for initialization of the oscillation stop detection function.




Figure 9.7 Flowchart Example for Initialization of Oscillation Stop Detection Function




Figure 9.8 Flowchart Example for Recovery from Detection of Oscillator Stop

9.4.2 Oscillation Stop Detection Interrupts

An oscillation-stop detection interrupt (OSTDI) will be generated if the oscillation-stop detection flag (OSTDSR.OSTDF) becomes 1 while the oscillation-stop detection interrupt enable bit in the oscillation stop detection control register (OSTDCR.OSTDIE) is 1 (enabling interrupt generation on oscillation stop detection). At this time, the main clock oscillator stop is notified to the port output enable 3 (POE3B) and port output enable 3G (POEG). On accepting the notification of the oscillation stop, the POE3 sets the OSTST high-impedance flag in input level control/status register 6 (ICSR6.OSTSTF) to 1. After the oscillation stop is detected, wait for at least 10 cycles of PCLKB before writing to this ICSR6.OSTSTF flag. When the OSTDSR.OSTDF flag requires clearing, do so after clearing the oscillation-stop detection interrupt enable bit in the oscillation stop detection control register (OSTDCR.OSTDIE). Wait for at least two cycles of PCLKB clock before again setting the OSTDCR.OSTDIE bit to 1. According to the number of cycles for access to read out a given I/O register, waiting time longer than two cycles of PCLKB may have to be secured. While at the same time, on accepting the notification of the oscillation stop, the POEG sets the oscillation stop detection flag (POEGGn.OSTPF (n = A to D)) in the POEG group n setting register to 1.

If the oscillation stop detection interrupt is to be used as a non-maskable interrupt, since non-maskable interrupts are disabled in the initial state after a reset release, set the corresponding bit in the NMIER register to 1 by software to enable non-maskable interrupts. If it is to be used as a maskable interrupt, do not change the value of the NMIER register from the value after a reset. For details, see section 14, Interrupt Controller (ICUC).

9.5 PLL Circuit

The PLL circuit has a function to multiply the frequency from the oscillator.

9.6 Internal Clock

Clock sources of internal clock signals are the main clock, HOCO clock, LOCO clock, PLL clock, and dedicated clock for the IWDT. The internal clocks listed in the table below are produced from these sources.

Frequencies of the internal clocks are set by the combination of the divisors selected by the FCK[3:0], ICK[3:0], BCK[3:0], PCKA[3:0], PCKB[3:0], PCKC[3:0], and PCKD[3:0] bits in SCKCR, the BCLKDIV bit in BCKCR, the UCK[3:0] bits in SCKCR2, the clock source selected by the CKSEL[2:0] bits in SCKCR3, the bits that select the frequency of the PLL circuit (STC[5:0] and PLIDIV[1:0] in PLLCR), and the HCFRQ[1:0] bits in HOCO2. If the value of any of these bits is changed, subsequent operation will be at the frequency determined by the new value.

Table 9.6 Internal Clocks and Supply Destination Modules

	Type of Internal Clock	Clock Name	Supply Destination Module
1	System clock	ICLK	CPU, code flash memory, RAM, ECCRAM, ICU, BSC, DMAC, DTC, MPU
2	Peripheral module clocks	PCLKA	SCli, RSPI, MTU3 (internal peripheral buses), GPTW (internal peripheral buses), and HRPWM (internal peripheral buses)
		PCLKB	TMR, CMT, WDT, IWDT, POE3, SClj, SClh, RIIC, CAN, USBb, S12AD, R12DA, CMPC, CRC, DOC, CAC, TSIP-Lite, I/O, MPC, ICU, POEG, ELC, temperature sensor
		PCLKC	MTU3 (counter reference clock), GPTW (counter reference clock), HRPWM (reference clock)
		PCLKD	S12AD
3	Flash-IF clock	FCLK	Data flash memory, code flash memory (P/E)
4	External bus clock	BCLK	BSC, I/O
5	USB clock	UCLK	USBb
6	CAN clock	CANMCLK	CAN
7	CAC clocks	CACMCLK (Main clock)	CAC
		CACHCLK (HOCO clock)	
		CACLCLK (LOCO clock)	
		CACILCLK (IWDT-dedicated clock)	
8	IWDT-dedicated clock	IWDTCLK	IWDT

9.6.1 System Clock

The system clock (ICLK) is used as the operating clock of the CPU, DMAC, DTC, code flash memory, and RAM. The ICLK frequency is specified by the ICK[3:0] bits in SCKCR, the CKSEL[2:0] bits in SCKCR3, the STC[5:0], and PLIDIV[1:0] bits in PLLCR, and the HCFRQ[1:0] bits in HOCOCR2.

9.6.2 Peripheral Module Clock

The peripheral module clocks (PCLKA, PCLKB, PCLKC, and PCLKD) are the operating clocks for use by peripheral modules.

The frequency of the given clock is specified by the PCKA[3:0], PCKB[3:0], PCKC[3:0], and PCKD[3:0] bits in SCKCR, the CKSEL[2:0] bits in SCKCR3, the STC[5:0], and PLIDIV[1:0] bits in PLLCR, and the HCFRQ[1:0] bits in HOCOCR2. The peripheral module clocks can be set to frequencies above that of the system clock.

9.6.3 Flash-IF Clock

The flash-interface clock (FCLK) is used as the operating clock for the flash-memory interfaces. That is, FCLK is used for programming and erasure of the code flash memory and data flash memory, and reading from the data flash memory. The FCLK frequency is specified by the FCK[3:0] bits in SCKCR, the CKSEL[2:0] bits in SCKCR3, and the STC[5:0] and PLIDIV[1:0] bits in PLLCR, and the HCFRQ[1:0] bits in HOCOCR2.

9.6.4 External Bus Clock

The external bus clock (BCLK) is an operating clock for the external bus controller. It is also output externally from the BCLK pin to the external bus. When the external bus is enabled, PE5 that is function-multiplexed with the BCLK pin cannot be used as an I/O port.

BCLK can be output from the BCLK pin by setting the SCKCR.PSTOP1 bit to 0 and setting the external bus enable bit in the system control register 0 (SYSCR0.EXBE) to 1. Make sure that modification of the SYSCR0.EXBE bit to 1 must always be performed while the PSTOP1 bit in SCKCR is 1.

When the BCKCR.BCLKDIV bit is set to 1, the BCLK clock divided by 2 is output from the BCLK pin.

The BCLK frequency is specified by the BCK[3:0] bits in SCKCR, the CKSEL[2:0] bits in SCKCR3, and the STC[5:0] and PLIDIV[1:0] bits in PLLCR, and the HCFRQ[1:0] bits in HOCOCR2.

A frequency higher than the system clock (ICLK) should not be set for the BCLK. If such a frequency is set, the clock frequency will be the same as the ICLK.

9.6.5 USB Clock

The USB clock (UCLK) is used as the operating clock for USBb.

Use the SCKCR2.UCK[3:0], SCKCR3.CKSEL[2:0], PLLCR.STC[5:0], or PLLCR.PLIDIV[1:0] bits to set the UCLK frequency. The UCLK frequency must be set to 48 MHz.

9.6.6 CAN Clock

The CAN clock (CANMCLK) is an operating clock for the CAN.

CANMCLK is generated by the main clock oscillator.

9.6.7 CAC Clock (CACCLK)

The CAC clock (CACCLK) is an operating clock for the CAC.

CACCLK includes CACMCLK generated by the main clock oscillator, CACHCLK generated by the high-speed on-chip oscillator, CACLCLK generated by the low-speed on-chip oscillator, CACILCLK generated by the IWDT-dedicated on-chip oscillator, and PCLKB supplied to peripheral modules.

9.6.8 IWDT-Dedicated Clock

The IWDT-dedicated clock (IWDTCLK) is the operating clock for the IWDT.

IWDTCLK is internally generated by the IWDT-dedicated on-chip oscillator.

9.7 Clock Source Switching

In this MCU, the clock signal from the LOCO, which oscillates during release from the reset state, is used to start the fetching of CPU instructions after the internal reset time (tRESWT) has elapsed. After that, set up the clock to which the CPU will be switched while it is still driven by the LOCO, and read the oscillation stabilization flag register to confirm that oscillation of the given clock signal is stable before switching to the selected clock source.

(1) Example of procedure for settings to switch the system clock source from the LOCO to the PLL (clock source for the PLL: main clock) after release from an internal reset

1. After release from the internal reset state, set the driving ability by writing to the MODRV2[1:0] bits in the MOFCR register.
2. Set the oscillation settling time for the main clock oscillator by writing to the MST5[7:0] bits in the MOSCWTCR register.
3. Make the main clock oscillator run by setting the MOSTP bit in the MOSCCR register.
4. When setting the frequency of ICLK to faster than 120 MHz, set the MEMWAIT bit in the MEMWAIT register to 1.
5. Set the frequency multiplication factor in the PLLCR register (the initial setting for the PLL clock source selects the main clock oscillator).
6. Select PLL operation by writing to the PLL stop control bit in the PLLCR2 register.
7. Confirm that the PLL clock has become stable by reading the PLOVF flag in the OSCOVFSR register.
8. Set the division ratios after switching the clock sources by the SCKCR and SCKCR2 registers.
9. Change the clock signal from the LOCO clock to the PLL clock by writing to the CKSEL[2:0] bits in the SCKCR3 register.

(2) Example of procedure for settings to switch the system clock source from the LOCO to the PLL (clock source for the PLL: HOCO) after release from an internal reset

1. After release from the internal reset state, set the frequency by writing to the HCFRQ[1:0] bits in the HOCO2CR register.
2. Make the HOCO clock run by setting the HCSTP bit in the HOCO2CR register (the initial value depends on the value of the OFS1.HOCOEN bit; if the OFS1.HOCOEN bit is 0, an explicit setting to make the HOCO clock run is not required. The oscillation settling time for the HOCO is 25 cycles of the LOCO).
3. When setting the frequency of ICLK to faster than 120 MHz, set the MEMWAIT bit in the MEMWAIT register to 1.
4. Set the frequency multiplication factor and set the HOCO clock as the PLL clock source by writing to the PLLCR register.
5. Select PLL operation by writing to the PLL stop control bit in the PLLCR2 register.
6. Confirm that the PLL clock has become stable by reading the PLOVF flag in the OSCOVFSR register.
7. Set the division ratios after switching the clock sources by the SCKCR and SCKCR2 registers.
8. Change the clock signal from the LOCO clock to the PLL clock by writing to the CKSEL[2:0] bits in the SCKCR3 register.

(3) Example of procedure for settings to switch the system clock source from the LOCO to the main clock after release from an internal reset

1. After release from the internal reset state, set the driving ability by writing to the MODRV2[1:0] bits in the MOFCR register.
2. Set the oscillation settling time for the main clock oscillator by writing to the MST5[7:0] bits in the MOSCWTCR register.
3. Make the main clock oscillator run by setting the MOSTP bit in the MOSCCR register.
4. Confirm that the main clock has become stable by reading the MOOVF flag in the OSCOVFSR register.
5. Set the division ratios after switching the clock sources by the SCKCR and SCKCR2 registers.

6. Change the clock signal from the LOCO clock to the main clock by writing to the CKSEL[2:0] bits in the SCKCR3 register.
- (4) Example of procedure for settings to switch the system clock source from the LOCO to the HOCO after release from an internal reset
1. After release from the internal reset state, set the frequency by writing to the HCFRQ[1:0] bits in the HOCOOCR2 register.
 2. Make the HOCO clock run by setting the HCSTP bit in the HOCOOCR register (the initial value depends on the value of the OFS1.HOCOEN bit; if the OFS1.HOCOEN bit is 0, an explicit setting to make the HOCO clock run is not required. The oscillation settling time for the HOCO is 25 cycles of the LOCO).
 3. Confirm that the HOCO clock has become stable by reading the HCOVF flag in the OSCOVFSR register.
 4. Set the division ratios after switching the clock sources by the SCKCR and SCKCR2 registers.
 5. Change the clock signal from the LOCO clock to the HOCO clock by writing to the CKSEL[2:0] bits in the SCKCR3 register.

9.8 Operations Linked by the ELC

9.8.1 Event Signal Output to the ELC

The clock generation circuit is capable of operation linked with another module set in advance when its interrupt request signal is used as an event signal by the event link controller (ELC) on detection of stopping of the main clock oscillation. The clock generation circuit outputs the event signal regardless of the setting of the corresponding oscillation stop detection interrupt enable bit (OSTDCR.OSTDIE). For details, see [section 19, Event Link Controller \(ELC\)](#).

9.8.2 Clock Source Switching on Reception of the Event Signal from the ELC

The clock generation circuit is capable of switching the clock source to the low-speed on-chip oscillator in response to the event set in advance when the event specified in the ELSRn register of the ELC occurs.

While this function is in use, clock source switching on return from sleep mode cannot be used. For details, see [section 11.2.6, Sleep Mode Return Clock Source Switching Register \(RSTCKCR\)](#).

9.9 Usage Notes

9.9.1 Notes on Clock Generation Circuit

- (1) The frequencies of the system clock (ICLK), peripheral module clock (PCLKA to PCLKD), flash-IF clock (FCLK), and external bus clock (BCLK) supplied to each module change according to the settings of SCKCR. Each frequency should meet the following:
 Select each frequency that is within the operation guaranteed range of clock cycle time (tcyc) specified in AC characteristics of electrical characteristics.
 The frequencies must not exceed the ranges listed in Table 9.1.
 The peripheral modules operate on the PCLKA, PCLKB, and PCLKC. Note therefore that the operating speed of modules such as the timer and SCI varies before and after the frequency is changed.
- (2) The following relation is required between the frequencies of the system clock (ICLK) and external bus clock (BCLK).

$$ICLK \geq BCLK$$
 Also, the following relation is required between the frequencies of the peripheral module clocks.

$$PCLKC \geq PCLKA \geq PCLKB$$

$$PCLKA:PCLKC = 1:1 \text{ or } 1:2$$

$$PCLKB:PCLKD = 1:1, 2:1, 4:1, \text{ or } 1:2$$
- (3) Do not change the clock frequency during external bus access. Furthermore, when access via the external bus is to start after a change to the clock frequency, only start access via the bus after confirming that the change to the frequencies has been completed.
- (4) If the clock frequency is to be changed by modifying the value of SCKCR, SCKCR2, SCKCR3, or BCKCR register, wait for writing of the value to the register to be complete and the new frequency to be stable before starting subsequent processing. For the procedure to confirm the completion of writing to I/O registers, see (2) Notes on writing to I/O registers, in section 5, I/O Registers.

9.9.2 Note on Rewriting the SCKCR3 Register

When the SCKCR3.CKSEL[2:0] bits have been rewritten, the clock output is temporarily stopped to prevent the switch of the clock source from generating a clock pulse of short duration (glitch). The interrupt controller may not detect the following signals that were input during this period.

- (1) An external pin interrupt or NMI pin interrupt with a pulse width shorter than 4 cycles of the PCLKB after the switch while the PCLKB frequency is the 1/1 of the clock source (the SCKCR.PCKB[3:0] bits are 0000b).
- (2) An external pin interrupt or NMI pin interrupt with a pulse width shorter than 2.5 cycles of the PCLKB after the switch while the PCLKB frequency is the 1/2 of the clock source (the SCKCR.PCKB[3:0] bits are 0001b).

When the external pin interrupt or NMI pin interrupt is in use, input the signal with enough pulse width to exceed the time condition described in (1) and (2).

9.9.3 Notes on Resonator

Since various resonator characteristics relate closely to the user's board design, adequate evaluation is required on the user side before use, referencing the resonator connection example shown in this section. The circuit constants for the resonator depend on the resonator to be used and the stray capacitance of the mounting circuit. Therefore, the circuit constants should be determined in full consultation with the resonator manufacturer. The voltage to be applied between the resonator pins must be within the absolute maximum rating.

9.9.4 Notes on Board Design

When using a crystal resonator, place the resonator and its load capacitors as close to the XTAL and EXTAL pins as possible. Other signal lines should be routed away from the oscillation circuit as shown in Figure 9.9 to prevent electromagnetic induction from interfering with correct oscillation.




Figure 9.9 Notes on Board Design for Oscillation Circuit

9.9.5 Notes on Resonator Connect Pin

When the main clock is not used, the EXTAL and XTAL pins can be used as general ports P36 and P37. When they are used as the general ports, the main clock should be stopped (MOSCCR.MOSTP should be set to 1). However, with the system using the main clock, the EXTAL (P36) and XTAL (P37) pins should not be used as output ports.

For the values of registers related to port settings, refer to Table 21.39, Register Settings.

Furthermore, since the main clock becomes essential if the function indicated below is in use, design the board so that both pins can be used for the main clock signal.

- Programming of flash memory in boot mode (USB interface)*1

Note 1. For the conditions on the oscillator in the various modes, see (8) in section 44.12, Usage Notes.

10. Clock Frequency Accuracy Measurement Circuit (CAC)

10.1 Overview

The clock frequency accuracy measurement circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock to be used as a measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range.

When measurement is completed or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated.

Table 10.1 lists the specifications of the CAC and Figure 10.1 shows a block diagram of the CAC.

Table 10.1 CAC Specifications

Item	Description
Measurement target clocks	The frequency of the following clocks can be measured. <ul style="list-style-type: none"> • Main clock • HOCO clock • LOCO clock • IWDT-dedicated clock (IWDTCLK) • Peripheral module clock B (PCLKB)
Measurement reference clocks	<ul style="list-style-type: none"> • External clock input to the CACREF pin • Main clock • HOCO clock • LOCO clock • IWDT-dedicated clock (IWDTCLK) • Peripheral module clock B (PCLKB)
Selectable function	Digital filter function
Interrupt sources	<ul style="list-style-type: none"> • Measurement end interrupt • Frequency error interrupt • Overflow interrupt
Low power consumption function	Module stop state can be set.




Figure 10.1 CAC Block Diagram

Table 10.2 shows the pin configuration of the CAC.


Table 10.2 Pin Configuration of CAC

Pin Name	I/O	Function
CACREF	Input	Measurement reference clock input pin

10.2 Register Descriptions

10.2.1 CAC Control Register 0 (CACR0)

Address(es): CAC.CACR0 0008 B000h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	CFME	Clock Frequency Measurement Enable	0: Clock frequency measurement is disabled. 1: Clock frequency measurement is enabled.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W


CFME Bit (Clock Frequency Measurement Enable)

This bit specifies whether clock frequency measurement is enabled or disabled.

When rewriting this bit, more time is required than other bits for the new value to be reflected in the register. Further write access to this bit are ignored until the current write access is reflected in the register. Read the bit to confirm that the rewrite has been reflected in the register.

10.2.2 CAC Control Register 1 (CACR1)

Address(es): CAC.CACR1 0008 B001h



Bit	Symbol	Bit Name	Description	R/W
b0	CACREFE	CACREF Pin Input Enable	0: CACREF pin input is disabled. 1: CACREF pin input is enabled.	R/W
b3 to b1	FMCS[2:0]	Measurement Target Clock Select	b3 b1 0 0 0: Main clock 0 1 0: HOCO clock 0 1 1: LOCO clock 1 0 0: IWDT-dedicated clock (IWDTCLK) 1 0 1: Peripheral module clock B (PCLKB) Settings other than above are prohibited.	R/W
b5, b4	TCSS[1:0]	Timer Count Clock Source Select	b5 b4 0 0: No division 0 1: x1/4 clock 1 0: x1/8 clock 1 1: x1/32 clock	R/W
b7, b6	EDGES[1:0]	Valid Edge Select	b7 b6 0 0: Rising edge 0 1: Falling edge 1 0: Both rising and falling edges 1 1: Setting prohibited	R/W

Note: Set the CACR1 register when the CACR0.CFME bit is 0.

CACREFE Bit (CACREF Pin Input Enable)

This bit specifies whether the CACREF pin input is enabled or disabled.

FMCS[2:0]Bits (Measurement Target Clock Select)

These bits select the measurement target clock whose frequency is to be measured.

TCSS[1:0] Bits (Timer Count Clock Source Select)


These bits select the count clock source for the clock frequency accuracy measurement circuit.

EDGES[1:0]Bits (Valid Edge Select)

These bits select the valid edge for the reference signal.

10.2.3 CAC Control Register 2 (CACR2)

Address(es): CAC.CACR2 0008 B002h



Bit	Symbol	Bit Name	Description	R/W
b0	RPS	Reference Signal Select	0: CACREF pin input 1: Internal clock (internally generated signal)	R/W
b3 to b1	RSCS[2:0]	Measurement Reference Clock Select	b3 b1 0 0 0: Main clock 0 1 0: HOCO clock 0 1 1: LOCO clock 1 0 0: IWDT-dedicated clock (IWDTCLK) 1 0 1: Peripheral module clock B (PCLKB) Settings other than above are prohibited.	R/W
b5, b4	RCDS[1:0]	Measurement Reference Clock Frequency Division Ration Select	b5 b4 0 0: $\times 1/32$ clock 0 1: $\times 1/128$ clock 1 0: $\times 1/1024$ clock 1 1: $\times 1/8192$ clock	R/W
b7, b6	DFS[1:0]	Digital Filter Select	b7 b6 0 0: Digital filtering is disabled. 0 1: The sampling clock for the digital filter is the measurement target clock. 1 0: The sampling clock for the digital filter is the measurement target clock divided by 4. 1 1: The sampling clock for the digital filter is the measurement target clock divided by 16.	R/W

Note: Set the CACR2 register when the CACR0.CFME bit is 0.

RPS Bit (Reference Signal Select)

This bit selects whether to use the CACREF pin input or an internal clock (internally generated signal) as the reference signal.

RSCS[2:0]Bits (Measurement Reference Clock Select)

These bits select the clock source for generating the measurement reference clock.

RCDS[1:0]Bits (Measurement Reference Clock Frequency Division Ration Select)

These bits select the frequency division ratio of the measurement reference clock.

DFS[1:0]Bits (Digital Filter Select)

The setting of these bits enables or disables the digital filter and selects its sampling clock.

10.2.4 CAC Interrupt Request Enable Register (CAICR)

Address(es): CAC.CAICR 0008 B003h

b7	b6	b5	b4	b3	b2	b1	b0
—	OVFFC L	MENDF CL	FERRF CL	—	OVFIE	MENDI E	FERRI E

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	FERRIE	Frequency Error Interrupt Request Enable	0: Frequency error interrupt request is disabled. 1: Frequency error interrupt request is enabled.	R/W
b1	MENDIE	Measurement End Interrupt Request Enable	0: Measurement end interrupt request is disabled. 1: Measurement end interrupt request is enabled.	R/W
b2	OVFIE	Overflow Interrupt Request Enable	0: Overflow interrupt request is disabled. 1: Overflow interrupt request is enabled.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4	FERRFCL	FERRF Clear	When 1 is written to this bit, the CASTR.FERRF flag is cleared. This bit is read as 0.	R/W
b5	MENDFCL	MENDF Clear	When 1 is written to this bit, the CASTR.MENDF flag is cleared. This bit is read as 0.	R/W
b6	OVFFCL	OVFF Clear	When 1 is written to this bit, the CASTR.OVFF flag is cleared. This bit is read as 0.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

FERRIE Bit (Frequency Error Interrupt Request Enable)

This bit specifies whether the frequency error interrupt request is enabled or disabled.

MENDIE Bit (Measurement End Interrupt Request Enable)

This bit specifies whether the measurement end interrupt request is enabled or disabled.

OVFIE Bit (Overflow Interrupt Request Enable)

This bit specifies whether the overflow interrupt request is enabled or disabled.

FERRFCL Bit (FERRF Clear)

Setting this bit to 1 clears the CASTR.FERRF flag.

MENDFCL Bit (MENDF Clear)


Setting this bit to 1 clears the CASTR.MENDF flag.

OVFFCL Bit (OVFF Clear)

Setting this bit to 1 clears the CASTR.OVFF flag.

10.2.5 CAC Status Register (CASTR)

Address(es): CAC.CASTR 0008 B004h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	FERRF	Frequency Error Flag	0: The clock frequency is within the range corresponding to the settings. 1: The clock frequency has deviated beyond the range corresponding to the settings (frequency error).	R
b1	MENDF	Measurement End Flag	0: Measurement is in progress. 1: Measurement has ended.	R
b2	OVFF	Overflow Flag	0: The counter has not overflowed. 1: The counter has overflowed.	R
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

FERRF Flag (Frequency Error Flag)

This flag indicates deviation of the clock frequency from the set value (frequency error).

[Setting condition]

- The clock frequency is outside of the setting range.

[Clearing condition]

- 1 is written to the CAICR.FERRFCL bit.

MENDF Flag (Measurement End Flag)

This flag indicates the end of measurement.

[Setting condition]

- Measurement has finished.

[Clearing condition]

- 1 is written to the CAICR.MENDFCL bit.

OVFF Flag (Overflow Flag)

This flag indicates that the counter has overflowed.

[Setting condition]


- The counter has overflowed.

[Clearing condition]

- 1 is written to the CAICR.OVFFCL bit.

10.2.6 CAC Upper-Limit Value Setting Register (CAULVR)

Address(es): CAC.CAULVR 0008 B006h




The CAULVR register is a 16-bit readable/writable register that specifies the upper-limit value of the counter used for measuring the frequency. When the frequency rises above the value specified in this register, a frequency error is detected.

Write to this register when the CACR0.CFME bit is 0.

The counter value held in the CACNTBR register can vary with the difference between the phases of the digital filter and edge-detection circuit on the one hand and the signal on the CACREF pin on the other, so ensure that this setting allows an adequate margin.

10.2.7 CAC Lower-Limit Value Setting Register (CALLVR)

Address(es): CAC.CALLVR 0008 B008h




The CALLVR register is a 16-bit readable/writable register that specifies the lower-limit value of the counter used for measuring the frequency. When the frequency falls below the value specified in this register, a frequency error is detected.

Write to this register when the CACR0.CFME bit is 0.

The counter value held in the CACNTBR register can vary with the difference between the phases of the digital filter and edge-detection circuit on the one hand and the signal on the CACREF pin on the other, so ensure that this setting allows an adequate margin.

10.2.8 CAC Counter Buffer Register (CACNTBR)

Address(es): CAC.CACNTBR 0008 B00Ah



The CACNTBR register is a 16-bit read-only register that retains the counter value at the time a valid reference signal edge is input.

10.3 Operation

10.3.1 Measuring Clock Frequency

The clock frequency accuracy measurement circuit measures the clock frequency using the CACREF pin input or the internal clock as a reference. Figure 10.2 shows an operating example of the clock frequency accuracy measurement circuit.

The clock frequency accuracy measurement circuit operates as shown below when measuring the clock frequency.




Figure 10.2 Operating Example of Clock Frequency Accuracy Measurement Circuit

- (1) When the CACREF pin input is used as a reference (the CACR1.CACREFE bit = 1), clock frequency measurement is enabled by writing 1 to the CACR0.CFME bit while the CACR2.RPS bit is 0 and the CACR1.CACREFE bit is 1. On the other hand, when the internal clock is used as a reference (the CACR1.CACREFE bit = 0), clock frequency measurement is enabled by writing 1 to the CACR0.CFME bit while the CACR2.RPS bit is 1.
- (2) When the CACREF pin input is used as a reference, the timer starts up-counting if the valid edge selected by the CACR1.EDGES[1:0] bits is input from the CACREF pin after 1 is written to the CFME bit. The valid edge is a rising edge (the CACR1.EDGES[1:0] bits = 00b) in Figure 10.2.
 When the internal clock is used as a reference, the timer starts up-counting if the valid edge selected by the CACR1.EDGES[1:0] bits is input based on the clock source selected by the CACR2.RSCS[2:0] bits after 1 is written to the CFME bit. The valid edge is a rising edge (the CACR1.EDGES[1:0] bits = 00b) in Figure 10.2.
- (3) When the next valid edge is input, the counter value is transferred in the CACNTBR register and compared with the values of the CAULVR and CALLVR registers. If the formula $CALLVR \leq CACNTBR \leq CAULVR$ is satisfied, only the CASTR.MENDF flag is set to 1 because the clock frequency is correct. If the CAICR.MENDIE bit is 1, a measurement end interrupt is generated.
- (4) When the next valid edge is input, the counter value is transferred in the CACNTBR register and compared with the values of the CAULVR and CALLVR registers. In the case of $CACNTBR > CAULVR$, the CASTR.FERRF flag is set to 1 because the clock frequency is erroneous. If the CAICR.FERRIE bit is 1, a frequency error interrupt is

generated. Also, the CASTR.MENDF flag is set to 1. If the CAICR.MENDIE bit is 1, a measurement end interrupt is generated.

- (5) When the next valid edge is input, the counter value is transferred in the CACNTBR register and compared with the values of the CAULVR and CALLVR registers. In the case of $CACNTBR < CALLVR$, the CASTR.FERRF flag is set to 1 because the clock frequency is erroneous. If the CAICR.FERRIE bit is 1, a frequency error interrupt is generated. Also, the CASTR.MENDF flag is set to 1. If the CAICR.MENDIE bit is 1, a measurement end interrupt is generated.
- (6) While the CACR0.CFME bit is 1, the counter value is transferred in the CACNTBR register and compared with the values of the CAULVR and CALLVR registers every time a valid edge is input. Writing 0 to the CACR0.CFME bit clears the counter and stops up-counting.

10.3.2 Digital Filtering of Signals on the CACREF Pin

The CACREF pin has a digital filter. Levels on the target pin for sampling are conveyed to the internal circuitry after matching three consecutive times at the selected sampling interval and the same level continues to be conveyed internally until the level on the pin again matches three consecutive times.

Enabling and disabling of the digital filter and its sampling clock are selectable.

The counter value transferred in the CACNTBR register may be in error by up to one cycle of the sampling clock due to the difference between the phases of the digital filter and the signal input to the CACREF pin.

When a frequency dividing clock is selected as a count source clock, the counter value error is obtained by the following formula:

$$\text{Counter value error} = (\text{One cycle of the count source clock}) / (\text{One cycle of the sampling clock})$$

10.4 Interrupt Requests

The CAC generates three types of interrupt request: frequency error interrupt, measurement end interrupt, and overflow interrupt. When an interrupt source is generated, the corresponding status flag becomes 1. Table 10.3 lists details on the interrupt requests of the clock frequency accuracy measurement circuit.

Table 10.3 Interrupt Requests of Clock Frequency Accuracy Measurement Circuit

Interrupt Request	Interrupt Enable Bit	Status Flag	Interrupt Source
Frequency error interrupt	CAICR.FERRIE	CASTR.FERRF	The result of comparing CACNTBR to CAULVR and CALLVR is either $CACNTBR > CAULVR$ or $CACNTBR < CALLVR$.
Measurement end interrupt	CAICR.MENDIE	CASTR.MENDF	A valid edge is input from the CACREF pin. Note however that a measurement end interrupt does not occur at the first valid edge after writing 1 to the CACR0.CFME bit.
Overflow interrupt	CAICR.OVFIE	CASTR.OVFF	The counter has overflowed.

10.5 Usage Notes

10.5.1 Module Stop Function Setting

CAC operation can be disabled or enabled using module stop control register C (MSTPCRC). The initial setting is for the CAC to be halted. Register access is enabled by releasing the module stop state. For details, refer to **section 11, Low Power Consumption**.

11. Low Power Consumption

11.1 Overview

This MCU has several functions for reducing power consumption, including switching of clock signals to reduce power consumption, BCLK output control, stopping modules, and transitions to low power consumption states.

Table 11.1 lists the specifications of low power consumption functions, and Table 11.2 lists the conditions to shift to low power consumption modes, states of the CPU and peripheral modules, and the method for release from each mode. After a reset, this MCU enters the normal program execution state, but modules except for the DMAC, DTC, and RAM do not operate.

Table 11.1 Specifications of Low Power Consumption Functions

Item	Specification
Reducing power consumption by switching clock signals	The frequency division ratio is settable independently for the system clock (ICLK), peripheral module clock (PCLKA, PCLKB, PCLKC, PCLKD), external bus clock (BCLK), and flash interface clock (FCLK).*1
BCLK output control function	BCLK output or high-level output can be selected.*1
Module-stop function	Functions can be stopped independently for each peripheral module.
Function for transition to low power consumption mode	Transition to a low power consumption mode in which the CPU, peripheral modules, or oscillators are stopped is enabled.
Low power consumption modes	<ul style="list-style-type: none"> • Sleep mode • All-module clock stop mode • Software standby mode • Deep software standby mode

Note 1. For details, see section 9, Clock Generation Circuit.

Table 11.2 Entering and Exiting Low Power Consumption Modes and Operating States in Each Mode

Entering and Exiting Low Power Consumption Modes and Operating States	Sleep Mode	All-Module Clock Stop Mode	Software Standby Mode	Deep Software Standby Mode
Transition condition	Control register + instruction	Control register + instruction	Control register + instruction	Control register + instruction
Method of release other than reset	Interrupt	Interrupt*1	Interrupt*2	Interrupt*3
State after release*4	Program execution state (interrupt processing)	Program execution state (interrupt processing)	Program execution state (interrupt processing)	Program execution state (reset processing)
Main clock oscillator	Operating possible	Operating possible	Stopped	Stopped
High-speed on-chip oscillator	Operating possible	Operating possible	Stopped	Stopped
Low-speed on-chip oscillator	Operating possible	Operating possible	Stopped	Stopped
IWDT-dedicated on-chip oscillator	Operating possible*5	Operating possible*5	Operating possible*5	Stopped (Undefined)*5
PLL	Operating possible	Operating possible	Stopped	Stopped
CPU	Stopped (Retained)	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
RAM and ECCRAM	Operating possible (Retained)	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
Flash memory	Operating	Stopped (Retained)	Stopped (Retained)	Stopped (Retained)
USBFS host/function module (USBb)	Operating possible	Stopped*6	Stopped*6	Stopped (Undefined)
Watchdog timer (WDTA)	Stopped (Retained)	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
Independent watchdog timer (IWDT)	Operating possible*5	Operating possible*5	Operating possible*5	Stopped (Undefined)*5
Port output enable (POE)	Operating possible	Operating possible*7	Stopped (Retained)	Stopped (Undefined)
8-bit timer (unit 0, unit 1) (TMR)	Operating possible	Operating possible*8	Stopped (Retained)	Stopped (Undefined)
Voltage detection circuit (LVDA)	Operating possible	Operating possible	Operating possible	Operating possible*9
Power-on reset circuit	Operating	Operating	Operating	Operating
Peripheral modules	Operating possible	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
I/O ports	Operating	Retained*10	Retained*11	Retained*11

“Operating possible” means that operating or stopped can be controlled by the control register setting.

“Stopped (Retained)” means that internal register values are retained and internal operations are suspended.

“Stopped (Undefined)” means that internal register values are undefined and power is not supplied to the internal circuit.

- Note 1. “Interrupts” here indicates an external pin interrupt (the NMI or IRQ0 to IRQ15) or any of peripheral interrupts (the 8-bit timer, IWDT, USB suspend/resume, voltage monitoring 1, voltage monitoring 2, and main-clock oscillation stop detection).
- Note 2. “Interrupts” here indicates an external pin interrupt (the NMI or IRQ0 to IRQ15) or any of peripheral interrupts (the IWDT, USB suspend/resume, voltage monitoring 1, and voltage monitoring 2 interrupts).
- Note 3. “Interrupts” here indicates a certain external pin interrupt source pin (the NMI or IRQ0-DS to IRQ15-DS) or any of peripheral interrupts (the voltage monitoring 1 and voltage monitoring 2 interrupts). However, these interrupts are enabled only when the corresponding bit in the deep standby interrupt enable registers i (DPSIER i) ($i = 0$ to 2) is set to 1. When the pin functions have “-DS” appended to their names, they can also be used as triggers for release from deep software standby.
- Note 4. This does not include release initiated by the RES# pin reset, power-on reset, voltage monitoring reset, or independent watchdog-timer reset. The transition is to the reset state when release is initiated by one of these reset sources.
- Note 5. Operation or stopping is selected by the setting of the IWDT sleep mode count stop control bit (IWDTSLCSTP) in the option function select register 0 (OFS0) in IWDT auto start mode. If the OFS0.IWDTSLCSTP bit is 0 (disabling stopping of the counter when a transition to low power consumption mode is made), the transition is to software standby mode rather than deep software standby mode. In any mode other than IWDT auto start mode, operation or stopping is selected by the setting of the sleep mode counter stop control bit (SLCSTP) in the IWDT counter stop control register (IWDTCSTPR). If the IWDTCSTPR.SLCSTP bit is 0 (disabling stopping of the counter when a transition to low power consumption mode is made), the transition is to software standby mode rather than deep software standby mode.
- Note 6. Detection of USB resumption is possible.
- Note 7. When a source condition for POE interrupts is satisfied while POE interrupts are enabled and the chip is in all-module clock stop mode, the flag for the source condition is retained but return from all-module clock stop mode does not proceed. If a different source initiates return from all-module clock stop mode in this situation, the POE interrupt is generated after that.
- Note 8. Stopping or operation is controlled by the module-stop setting bits (MSTPA4 and MSTPA5, respectively) in module-stop control register A (MSTPCRA) for 8-bit timers 0 and 1 (unit 0) and 2 and 3 (unit 1).
- Note 9. If the voltage monitoring 1 circuit mode selection bit in the voltage monitoring 1 circuit control register 0 (LVD1CR0.LVD1RI) or the voltage monitoring 2 circuit mode selection bit in the voltage monitoring 2 circuit control register 0 (LVD2CR0.LVD2RI) is 1, the transition is to software standby mode rather than deep software standby mode.
- Note 10. If pin PE5 is being used for the BCLK signal, operation continues with as-is output of BCLK. While the 8-bit timer is operated, the related pins continue operation.
- Note 11. Retention of levels or placement in the high-impedance state is selectable for the address bus and bus control signals (CS0# to CS3#, RD#, WR0#, WR1#, WR#, BC0#, BC1#, and ALE) by the output port enable bit (OPE) in the standby control register

(SBYCR).




Figure 11.1 Mode Transitions

11.2 Register Descriptions

11.2.1 Standby Control Register (SBYCR)

Address(es): 0008 000Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	SSBY	OPE	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b13 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b14	OPE	Output Port Enable	0: In software standby mode or deep software standby mode, the address bus and bus control signals are set to the high-impedance state. 1: In software standby mode or deep software standby mode, the address bus and bus control signals retain the output state.	R/W
b15	SSBY	Software Standby	0: Shifts to sleep mode or all-module clock stop mode after the WAIT instruction is executed 1: Shifts to software standby mode after the WAIT instruction is executed	R/W

OPE Bit (Output Port Enable)

The OPE bit specifies whether to retain the output of the address bus and bus control signals (CS0# to CS3#, RD#, WR0#, WR1#, WR#, BC0#, BC1#, and ALE) in software standby mode or deep software standby mode, or to set the output to the high-impedance state.

SSBY Bit (Software Standby)

The SSBY bit specifies the transition destination after the WAIT instruction is executed.

When the SSBY bit is set to 1, the MCU enters software standby mode after execution of the WAIT instruction. When the MCU returns to normal operating mode after an interrupt has initiated release from software standby mode, the SSBY bit remains 1. Write 0 to this bit to clear it.

When the oscillation stop detection function enable bit in the oscillation stop detection control register (OSTDCR.OSTDE) is 1, the setting of the SSBY bit is ineffective. Even if the SSBY bit is 1, the MCU will enter sleep mode or all module clock stop mode on execution of the WAIT instruction.

When the code flash memory P/E mode entry bit in the flash P/E mode entry register (FENTRYR.FENTRYC) is 1 or the data flash memory P/E mode entry bit (FENTRYR.FENTRYD) is 1, the setting of this bit is ineffective. Sleep mode is entered on execution of the WAIT instruction even if this bit has been set to 1.

11.2.2 Module Stop Control Register A (MSTPCRA)

Address(es): 0008 0010h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	ACSE	—	MSTPA 29	MSTPA 28	MSTPA 27	—	—	MSTPA 24	MSTPA 23	—	—	—	MSTPA 19	—	MSTPA 17	MSTPA 16
Value after reset:	0	1	0	0	0	1	1	0	1	1	1	1	1	1	1	1
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MSTPA 15	MSTPA 14	—	—	—	—	MSTPA 9	—	MSTPA 7	—	MSTPA 5	MSTPA 4	MSTPA 3	MSTPA 2	—	—
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b2	MSTPA2	8-Bit Timer 7/6 (Unit 3) Module Stop	Target module: TMR7/TMR6 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b3	MSTPA3	8-Bit Timer 5/4 (Unit 2) Module Stop	Target module: TMR5/TMR4 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b4	MSTPA4	8-Bit Timer 3/2 (Unit 1) Module Stop	Target module: TMR3/TMR2 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b5	MSTPA5	8-Bit Timer 1/0 (Unit 0) Module Stop	Target module: TMR1/TMR0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b6	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b7	MSTPA7	General PWM Timer/ High Resolution PWM/ GPTW-Dedicated Port Output Enable Module Stop	Target module: GPTW, HRPWM, POEG 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b8	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b9	MSTPA9	Multifunction Timer Pulse Unit 3 Module Stop	Target module: MTU3 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b13 to b10	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b14	MSTPA14	Compare Match Timer (Unit 1) Module Stop	Target module: CMT unit 1 (CMT2, CMT3) 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b15	MSTPA15	Compare Match Timer (Unit 0) Module Stop	Target module: CMT unit 0 (CMT0, CMT1) 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b16	MSTPA16	12-bit A/D Converter (Unit 1) Module Stop	Target module: S12AD unit 1 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b17	MSTPA17	12-bit A/D Converter (Unit 0) Module Stop	Target module: S12AD unit 0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b18	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b19	MSTPA19	12-bit D/A Converter Module Stop	Target module: 12-bit D/A 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b22 to b20	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

Bit	Symbol	Bit Name	Description	R/W
b23	MSTPA23	12-bit A/D Converter (Unit 2) Module Stop	Target module: S12AD unit 2 (temperature sensor)* ¹ 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b24	MSTPA24	Module Stop A24	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b26, b25	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b27	MSTPA27	Module Stop A27	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b28	MSTPA28	DMA Controller/Data Transfer Controller Module Stop	Target module: DMAC/DTC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b29	MSTPA29	Module Stop A29	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b30	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b31	ACSE	All-Module Clock Stop Mode Enable	0: All-module clock stop mode is disabled 1: All-module clock stop mode is enabled	R/W

Note 1. The temperature sensor is controlled by a register in the S12AD unit 2.

ACSE Bit (All-Module Clock Stop Mode Enable)

The ACSE bit enables or disables a transition to all-module clock stop mode.

With the ACSE bit set to 1, when the CPU executes the WAIT instruction with the SBYCR.SSBY bit, MSTPCRA, MSTPCRB, MSTPCRC, and MSTPCRD satisfying specified conditions, the MCU enters all-module clock stop mode. For details, see section 11.5.2, All-Module Clock Stop Mode.

Whether to stop the 8-bit timers or not can be selected by the MSTPA5 and MSTPA4 bits.

When the MSTPCRA.ACSE bit = 0 while the SBYCR.SSBY = 0, a transition to sleep mode is made after the WAIT instruction is executed.

When the code flash memory P/E mode entry bit in the flash P/E mode entry register (FENTRYR.FENTRYC) is 1 or the data flash memory P/E mode entry bit (FENTRYR.FENTRYD) is 1, the setting of this bit is ineffective. Sleep mode is entered on execution of the WAIT instruction if this bit has been set to 1.

11.2.3 Module Stop Control Register B (MSTPCRB)

Address(es): 0008 0014h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	MSTPB 30	—	—	—	MSTPB 26	MSTPB 25	—	MSTPB 23	—	MSTPB 21	—	MSTPB 19	—	MSTPB 17	—
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	MSTPB 10	MSTPB 9	—	—	MSTPB 6	—	MSTPB 4	—	—	—	MSTPB 0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	MSTPB0	CAN Module 0 Module Stop*1	Target module: CAN0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b3 to b1	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b4	MSTPB4	Serial Communication Interface 12 Module Stop	Target module: SCI12 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b5	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b6	MSTPB6	Data Operation Circuit Module Stop	Target module: DOC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b8, b7	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b9	MSTPB9	Event Link Controller Module Stop	Target module: ELC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b10	MSTPB10	Comparator C Module Stop	Target module: CMPC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b16 to b11	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b17	MSTPB17	Serial Peripheral Interface 0 Module Stop	Target module: RSPi0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b18	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b19	MSTPB19	Universal Serial Bus 2.0 FS Interface Module Stop*2	Target module: USB0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b20	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b21	MSTPB21	I ² C Bus Interface 0 Module Stop	Target module: RIIC0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b22	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b23	MSTPB23	CRC Calculator Module Stop	Target module: CRC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b24	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b25	MSTPB25	Serial Communication Interface 6 Module Stop	Target module: SCI6 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b26	MSTPB26	Serial Communication Interface 5 Module Stop	Target module: SCI5 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W

Bit	Symbol	Bit Name	Description	R/W
b29 to b27	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b30	MSTPB30	Serial Communication Interface 1 Module Stop	Target module: SCI1 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b31	—	Reserved	This bit is read as 1. The write value should be 1.	R/W

Note 1. The MSTPB0 bit should be rewritten while the oscillation of the clock controlled by the MSTPB0 bit is stabilized. For entering software standby mode after writing a new value to the MSTPB0 bit, wait for two cycles of the CAN clock (CANMCLK) to elapse after writing the new value, and then execute a WAIT instruction.

Note 2. For entering software standby mode after writing a new value to the MSTPB19 bit, wait for two cycles of the USBb clock (UCLK) to elapse after writing the new value, and then execute a WAIT instruction.

11.2.4 Module Stop Control Register C (MSTPCRC)

Address(es): 0008 0018h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	MSTPC 27	MSTPC 26	—	MSTPC 24	—	—	—	—	MSTPC 19	—	—	—
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	MSTPC 6	—	—	—	—	—	MSTPC 0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MSTPC0	RAM Module Stop* ¹	Target module: RAM (0000 0000h to 0001 FFFFh) 0: RAM operating 1: RAM stopped	R/W
b5 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	MSTPC6	ECCRAM Module Stop* ²	Target module: ECCRAM 0: ECCRAM operating 1: ECCRAM stopped	R/W
b15 to b7	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b18 to b16	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b19	MSTPC19 * ³	CAC Module Stop	Target module: CAC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b23 to b20	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b24	MSTPC24	Serial Communications Interface 11 Module Stop	Target module: SCI11 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b25	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b26	MSTPC26	Serial Communications Interface 9 Module Stop	Target module: SCI9 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b27	MSTPC27	Serial Communications Interface 8 Module Stop	Target module: SCI8 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b31 to b28	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

Note 1. The MSTPC0 bit should not be set to 1 during access to the RAM. The RAM should not be accessed while the MSTPC0 bit is set to 1.

Note 2. The MSTPC6 bit should not be set to 1 during access to the ECCRAM. The ECCRAM should not be accessed while the MSTPC6 bit is set to 1.

Note 3. The MSTPC19 bit should be rewritten while the oscillation of the clock to be controlled by this bit is stable. For entering software standby mode after writing a new value to this bit, wait for two cycles of the slowest clock among the clocks output by the oscillators actually oscillating, and then execute a WAIT instruction.

11.2.5 Module Stop Control Register D (MSTPCRD)


Address(es): 0008 001Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	MSTPD ₂₇	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	MSTPD ₇	MSTPD ₆	MSTPD ₅	MSTPD ₄	MSTPD ₃	MSTPD ₂	MSTPD ₁	MSTPD ₀
Value after reset:	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MSTPD0	Module Stop D0	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b1	MSTPD1	Module Stop D1	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b2	MSTPD2	Module Stop D2	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b3	MSTPD3	Module Stop D3	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b4	MSTPD4	Module Stop D4	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b5	MSTPD5	Module Stop D5	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b6	MSTPD6	Module Stop D6	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b7	MSTPD7	Module Stop D7	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b26 to b8	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b27	MSTPD27	Trusted Secure IP-Lite Module Stop	Target module: Trusted Secure IP-Lite 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b31 to b28	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

11.2.6 Sleep Mode Return Clock Source Switching Register (RSTCKCR)

Address(es): 0008 00A1h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	RSTCKSEL [2:0]	Sleep Mode Return Clock Source Select	b2 b0 0 0 1: HOCO is selected 0 1 0: Main clock oscillator is selected Settings other than above are prohibited while the RSTCKEN bit is 1.	R/W
b6 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	RSTCKEN	Sleep Mode Return Clock Source Switching Enable	0: Clock source switching on release from sleep mode is disabled 1: Clock source switching on release from sleep mode is enabled	R/W

The RSTCKCR register is used to control clock source switching at the time of release from sleep mode.

When operation is restored from sleep mode by setting RSTCKCR, the main clock oscillator stop bit in the main clock oscillator control register (MOSCCR.MOSTP) and HOCO stop bit in the high-speed on-chip oscillator control register (HOCOCCR.HCSTP) corresponding to the clock source to be used on restoration are automatically modified to the operating state. The value of RSTCKSEL[2:0] bits is automatically reloaded to the clock source select bits in the system clock control register 3 (SCKCR3.CKSEL[2:0]).

The sleep mode return clock source switching function and clock source switching function by the ELC cannot be used at the same time. To enable the sleep mode return clock source switching function, write 1 to the RSTCKCR.RSTCKEN bit with the ELC clock source switching function disabled. The ELC clock source switching function should be enabled with the RSTCKCR.RSTCKEN bit being 0.

When the setting of register RSTCKCR is for the HOCO to be used in recovery from sleep mode, the power supply for the HOCO is not automatically switched on. If the HOCO to be used in recovery from sleep mode, the power supply for the HOCO must be on when the transition to sleep mode takes place.

RSTCKSEL[2:0] Bits (Sleep Mode Return Clock Source Select)

The RSTCKSEL[2:0] bits select the clock source to be used at the time of release from sleep mode.

The clock source selected by the RSTCKSEL[2:0] bits is enabled only when the RSTCKEN bit is 1.

RSTCKEN Bit (Sleep Mode Return Clock Source Switching Enable)

The RSTCKEN bit enables or disables clock source switching at the time of release from sleep mode.

On release from sleep mode, the clock source should be switched only when LOCO is selected as a clock for a transition to sleep mode. To make a transition to sleep mode with HOCO, main clock, or PLL selected as the clock source, the RSTCKEN bit should not be set to 1.

11.2.7 Deep Standby Control Register (DPSBYCR)

Address(es): 0008 C280h

	b7	b6	b5	b4	b3	b2	b1	b0
	DPSBY	IOKEEP P	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b5 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	IOKEEP	I/O Port Retention	0: Release from deep software standby mode and cancellation of I/O port retention proceed simultaneously. 1: The I/O port state is retained even after release from deep software standby mode. Then, writing 0 to the IOKEEP bit cancels the I/O port retention.	R/W
b7	DPSBY	Deep Software Standby	SSBY b7 0 0: Transition to sleep mode or all-module clock stop mode is made after the WAIT instruction is executed 0 1: Transition to sleep mode or all-module clock stop mode is made after the WAIT instruction is executed 1 0: Transition to software standby mode is made after the WAIT instruction is executed 1 1: Transition to deep software standby mode is made after the WAIT instruction is executed	R/W

The DPSBYCR register is not initialized by the internal reset signal that is the source for release from deep software standby mode. For details, see Table 6.2, Targets to be Initialized by Each Reset Source.

IOKEEP Bit (I/O Port Retention)

In deep software standby mode, I/O ports keep retaining the same states from software standby mode. The IOKEEP bit specifies whether to keep retaining the I/O port states from deep software standby mode even after release from deep software standby mode, or to cancel retention of the I/O port states.

DPSBY Bit (Deep Software Standby)

The DPSBY bit controls transitions to deep software standby mode.

When the WAIT instruction is executed while the SBYCR.SSBY and DPSBY bits are both 1, the MCU enters deep software standby mode through software standby mode.

The DPSBY bit remains 1 when release from deep software standby mode is triggered by certain pins which are sources of external pin interrupts (NMI or IRQ0-DS to IRQ15-DS) or a peripheral interrupt. Write 0 to this bit to clear it.

The setting of the DPSBY bit becomes invalid when the IWDT is in auto-start mode and the OFS0.IWDTSLCSTP is 0 (counting continues) or the IWDT is in register start mode and the SLCSTP bit in IWDTCSR is 0.

Instead, even when the SBYCR.SSBY bit is 1 and the DPSBY bit 1, the transition after the execution of a WAIT instruction is to software standby mode.

The setting of the DPSBY bit becomes invalid when voltage monitoring 1 reset is enabled by the voltage monitoring 1 circuit mode select bit (LVD1CR0.LVD1RI = 1) or when a voltage monitoring 2 reset is enabled by the voltage monitoring 2 circuit mode bit (LVD2CR0.LVD2RI = 1). In this case, even when the SBYCR.SSBY bit is 1 and the DPSBY bit is 1, the transition after the execution of a WAIT instruction is to software standby mode.

11.2.8 Deep Standby Interrupt Enable Register 0 (DPSIER0)

Address(es): 0008 C282h

b7	b6	b5	b4	b3	b2	b1	b0
DIRQ7 E	DIRQ6 E	DIRQ5 E	DIRQ4 E	DIRQ3 E	DIRQ2 E	DIRQ1 E	DIRQ0 E

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	DIRQ0E	IRQ0-DS Pin Enable	0: Release from deep software standby mode by the IRQ0-DS pin is disabled 1: Release from deep software standby mode by the IRQ0-DS pin is enabled	R/W
b1	DIRQ1E	IRQ1-DS Pin Enable	0: Release from deep software standby mode by the IRQ1-DS pin is disabled 1: Release from deep software standby mode by the IRQ1-DS pin is enabled	R/W
b2	DIRQ2E	IRQ2-DS Pin Enable	0: Release from deep software standby mode by the IRQ2-DS pin is disabled 1: Release from deep software standby mode by the IRQ2-DS pin is enabled	R/W
b3	DIRQ3E	IRQ3-DS Pin Enable	0: Release from deep software standby mode by the IRQ3-DS pin is disabled 1: Release from deep software standby mode by the IRQ3-DS pin is enabled	R/W
b4	DIRQ4E	IRQ4-DS Pin Enable	0: Release from deep software standby mode by the IRQ4-DS pin is disabled 1: Release from deep software standby mode by the IRQ4-DS pin is enabled	R/W
b5	DIRQ5E	IRQ5-DS Pin Enable	0: Release from deep software standby mode by the IRQ5-DS pin is disabled 1: Release from deep software standby mode by the IRQ5-DS pin is enabled	R/W
b6	DIRQ6E	IRQ6-DS Pin Enable	0: Release from deep software standby mode by the IRQ6-DS pin is disabled 1: Release from deep software standby mode by the IRQ6-DS pin is enabled	R/W
b7	DIRQ7E	IRQ7-DS Pin Enable	0: Release from deep software standby mode by the IRQ7-DS pin is disabled 1: Release from deep software standby mode by the IRQ7-DS pin is enabled	R/W

The DPSIER0 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, see Table 6.2, Targets to be Initialized by Each Reset Source.

After the setting of DPSIER0 is modified, an edge may be internally generated depending on the state of the pin, resulting in DPSIFR0 being set to 1. Therefore, DPSIFR0 should be set to 0 before a transition to deep software standby mode.

11.2.9 Deep Standby Interrupt Enable Register 1 (DPSIER1)

Address(es): 0008 C283h

b7	b6	b5	b4	b3	b2	b1	b0
DIRQ15E	DIRQ14E	DIRQ13E	DIRQ12E	DIRQ11E	DIRQ10E	DIRQ9E	DIRQ8E

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	DIRQ8E	IRQ8-DS Pin Enable	0: Release from deep software standby mode by the IRQ8-DS pin is disabled 1: Release from deep software standby mode by the IRQ8-DS pin is enabled	R/W
b1	DIRQ9E	IRQ9-DS Pin Enable	0: Release from deep software standby mode by the IRQ9-DS pin is disabled 1: Release from deep software standby mode by the IRQ9-DS pin is enabled	R/W
b2	DIRQ10E	IRQ10-DS Pin Enable	0: Release from deep software standby mode by the IRQ10-DS pin is disabled 1: Release from deep software standby mode by the IRQ10-DS pin is enabled	R/W
b3	DIRQ11E	IRQ11-DS Pin Enable	0: Release from deep software standby mode by the IRQ11-DS pin is disabled 1: Release from deep software standby mode by the IRQ11-DS pin is enabled	R/W
b4	DIRQ12E	IRQ12-DS Pin Enable	0: Release from deep software standby mode by the IRQ12-DS pin is disabled 1: Release from deep software standby mode by the IRQ12-DS pin is enabled	R/W
b5	DIRQ13E	IRQ13-DS Pin Enable	0: Release from deep software standby mode by the IRQ13-DS pin is disabled 1: Release from deep software standby mode by the IRQ13-DS pin is enabled	R/W
b6	DIRQ14E	IRQ14-DS Pin Enable	0: Release from deep software standby mode by the IRQ14-DS pin is disabled 1: Release from deep software standby mode by the IRQ14-DS pin is enabled	R/W
b7	DIRQ15E	IRQ15-DS Pin Enable	0: Release from deep software standby mode by the IRQ15-DS pin is disabled 1: Release from deep software standby mode by the IRQ15-DS pin is enabled	R/W

The DPSIER1 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, see Table 6.2, Targets to be Initialized by Each Reset Source.

After the setting of DPSIER1 is modified, an edge may be internally generated depending on the state of the pin, resulting in DPSIFR1 being set to 1. Therefore, DPSIFR1 should be set to 0 before a transition to deep software standby mode.

11.2.10 Deep Standby Interrupt Enable Register 2 (DPSIER2)

Address(es): 0008 C284h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	DNMIE	—	—	DLVD2IE	DLVD1IE

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	DLVD1IE	LVD1 Deep Standby Release Signal Enable	0: Disable release from deep software standby mode by the voltage monitoring 1 signal 1: Enable release from deep software standby mode by the voltage monitoring 1 signal	R/W
b1	DLVD2IE	LVD2 Deep Standby Release Signal Enable	0: Disable release from deep software standby mode by the voltage monitoring 2 signal 1: Enable release from deep software standby mode by the voltage monitoring 2 signal	R/W
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	DNMIE	NMI Pin Enable	0: Release from deep software standby mode by the NMI pin is disabled 1: Release from deep software standby mode by the NMI pin is enabled	R/W*1
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. 1 can be written only once. Once 1 is written to this bit, subsequent write accesses are disabled.

The DPSIER2 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, see Table 6.2, Targets to be Initialized by Each Reset Source.

After the setting of DPSIER2 is modified, an edge may be internally generated depending on the state of the pin, resulting in DPSIFR2 being set to 1. Therefore, DPSIFR2 should be set to 0 before a transition to deep software standby mode.

11.2.11 Deep Standby Interrupt Flag Register 0 (DPSIFR0)

Address(es): 0008 C286h

b7	b6	b5	b4	b3	b2	b1	b0
DIRQ7 F	DIRQ6 F	DIRQ5 F	DIRQ4 F	DIRQ3 F	DIRQ2 F	DIRQ1 F	DIRQ0 F

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	DIRQ0F	IRQ0-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ0-DS pin 1: Request for release is being generated on the IRQ0-DS pin	R(/W) *1
b1	DIRQ1F	IRQ1-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ1-DS pin 1: Request for release is being generated on the IRQ1-DS pin	R(/W) *1
b2	DIRQ2F	IRQ2-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ2-DS pin 1: Request for release is being generated on the IRQ2-DS pin	R(/W) *1
b3	DIRQ3F	IRQ3-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ3-DS pin 1: Request for release is being generated on the IRQ3-DS pin	R(/W) *1
b4	DIRQ4F	IRQ4-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ4-DS pin 1: Request for release is being generated on the IRQ4-DS pin	R(/W) *1
b5	DIRQ5F	IRQ5-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ5-DS pin 1: Request for release is being generated on the IRQ5-DS pin	R(/W) *1
b6	DIRQ6F	IRQ6-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ6-DS pin 1: Request for release is being generated on the IRQ6-DS pin	R(/W) *1
b7	DIRQ7F	IRQ7-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ7-DS pin 1: Request for release is being generated on the IRQ7-DS pin	R(/W) *1

Note 1. Only 0 can be written to clear the flag.

Each flag is set to 1 when a request for release specified by the DPSIEGR0 register is generated.

Each flag may be set to 1 when a request for release is generated in any mode (not even deep software standby mode) or when the setting of the DPSIER0 register is modified. Therefore, a transition to deep software standby mode should be made after the DPSIFR0 register is set to 00h.

To set the DPSIFR0 register to 00h after modifying the DPSIER0 register, wait for at least six PCLKB cycles, read the DPSIFR0 register, and then write 0 to the DPSIFR0 register. Six or more PCLKB cycles can be secured, for example, by reading the DPSIER0 register.

The DPSIFR0 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, see Table 6.2, Targets to be Initialized by Each Reset Source.

DIRQnF Flags (IRQn Deep Standby Release Flag) (n = 0 to 7)

These flags indicate that a request for release has been generated on the IRQn-DS pin.

[Setting condition]

- A request for release is generated on the IRQn-DS pin specified by the DPSIEGR0 register

[Clearing condition]

- Each bit is read as 1 and then written by 0

11.2.12 Deep Standby Interrupt Flag Register 1 (DPSIFR1)

Address(es): 0008 C287h

	b7	b6	b5	b4	b3	b2	b1	b0
	DIRQ1 5F	DIRQ1 4F	DIRQ1 3F	DIRQ1 2F	DIRQ11 F	DIRQ1 0F	DIRQ9 F	DIRQ8 F
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DIRQ8F	IRQ8-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ8-DS pin 1: Request for release is being generated on the IRQ8-DS pin	R/(W) *1
b1	DIRQ9F	IRQ9-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ9-DS pin 1: Request for release is being generated on the IRQ9-DS pin	R/(W) *1
b2	DIRQ10F	IRQ10-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ10-DS pin 1: Request for release is being generated on the IRQ10-DS pin	R/(W) *1
b3	DIRQ11F	IRQ11-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ11-DS pin 1: Request for release is being generated on the IRQ11-DS pin	R/(W) *1
b4	DIRQ12F	IRQ12-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ12-DS pin 1: Request for release is being generated on the IRQ12-DS pin	R/(W) *1
b5	DIRQ13F	IRQ13-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ13-DS pin 1: Request for release is being generated on the IRQ13-DS pin	R/(W) *1
b6	DIRQ14F	IRQ14-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ14-DS pin 1: Request for release is being generated on the IRQ14-DS pin	R/(W) *1
b7	DIRQ15F	IRQ15-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ15-DS pin 1: Request for release is being generated on the IRQ15-DS pin	R/(W) *1

Note 1. Only 0 can be written to clear the flag.

Each flag is set to 1 when a request for release specified by the DPSIEGR1 register is generated.

Each flag may be set to 1 when a request for release is generated in any mode (not even deep software standby mode) or when the setting of the DPSIER1 register is modified. Therefore, a transition to deep software standby mode should be made after the DPSIFR1 register is set to 00h.

To set the DPSIFR1 register to 00h after modifying the DPSIER1 register, wait for at least six PCLKB cycles, read the DPSIFR1 register, and then write 0 to the DPSIFR1 register. Six or more PCLKB cycles can be secured, for example, by reading the DPSIER1 register.

The DPSIFR1 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, see Table 6.2, Targets to be Initialized by Each Reset Source.

DIRQnF Flags (IRQn Deep Standby Release Flag) (n = 8 to 15)

These flags indicate that a request for release has been generated on the IRQn-DS pin.

[Setting condition]

- A request for release is generated on the IRQn-DS pin specified by the DPSIEGR1 register

[Clearing condition]

- Each bit is read as 1 and then written by 0

11.2.13 Deep Standby Interrupt Flag Register 2 (DPSIFR2)

Address(es): 0008 C288h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	DNMIF	—	—	DLVD2IF	DLVD1IF
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DLVD1IF	LVD1 Deep Standby Release Flag	0: Request for release by the voltage monitor 1 signal is not being generated 1: Request for release by the voltage monitor 1 signal is being generated	R/(W) *1
b1	DLVD2IF	LVD2 Deep Standby Release Flag	0: Request for release by the voltage monitor 2 signal is not being generated 1: Request for release by the voltage monitor 2 signal is being generated	R/(W) *1
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	DNMIF	NMI Deep Standby Release Flag	0: Request for release is not being generated on the NMI pin 1: Request for release is being generated on the NMI pin	R/(W) *1
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the flag.

Each flag is set to 1 when a request for release specified by the DPSIEGR2 register is generated.

Each flag may be set to 1 when a request for release is generated in any mode (not even deep software standby mode) or when the setting of the DPSIER2 register is modified. Therefore, a transition to deep software standby mode should be made after the DPSIFR2 register is set to 00h.

To set the DPSIFR2 register to 00h after modifying the DPSIER2 register, wait for at least six PCLKB cycles, read the DPSIFR2 register, and then write 0 to the DPSIFR2 register. Six or more PCLKB cycles can be secured, for example, by reading the DPSIER2 register.

The DPSIFR2 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, see Table 6.2, Targets to be Initialized by Each Reset Source.

DLVDmIF Flag (LVDm Deep Standby Release Flag) (m = 1 or 2)

This flag indicates that a request for release by the voltage monitor m signal has been generated.

[Setting condition]

- A request for release is generated by the voltage monitoring m signal that is selected in the DPSIEGR2 register

[Clearing condition]

- This bit is read as 1 and then written by 0

DNMIF Flag (NMI Deep Standby Release Flag)

This flag indicates that a request for release has been generated on the NMI pin.

[Setting condition]

- A request for release is generated on the NMI pin specified by DPSIEGR2

[Clearing condition]

- This bit is read as 1 and then written by 0

11.2.14 Deep Standby Interrupt Edge Register 0 (DPSIEGR0)

Address(es): 0008 C28Ah

b7	b6	b5	b4	b3	b2	b1	b0
DIRQ7 EG	DIRQ6 EG	DIRQ5 EG	DIRQ4 EG	DIRQ3 EG	DIRQ2 EG	DIRQ1 EG	DIRQ0 EG

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	DIRQ0EG	IRQ0-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b1	DIRQ1EG	IRQ1-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b2	DIRQ2EG	IRQ2-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b3	DIRQ3EG	IRQ3-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b4	DIRQ4EG	IRQ4-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b5	DIRQ5EG	IRQ5-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b6	DIRQ6EG	IRQ6-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b7	DIRQ7EG	IRQ7-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W

The DPSIEGR0 register is not initialized by the internal reset signal that is the source for release from deep software standby mode. For details, see Table 6.2, Targets to be Initialized by Each Reset Source.

11.2.15 Deep Standby Interrupt Edge Register 1 (DPSIEGR1)

Address(es): 0008 C28Bh

b7	b6	b5	b4	b3	b2	b1	b0
DIRQ15EG	DIRQ14EG	DIRQ13EG	DIRQ12EG	DIRQ11EG	DIRQ10EG	DIRQ9EG	DIRQ8EG


Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	DIRQ8EG	IRQ8-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b1	DIRQ9EG	IRQ9-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b2	DIRQ10EG	IRQ10-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b3	DIRQ11EG	IRQ11-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b4	DIRQ12EG	IRQ12-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b5	DIRQ13EG	IRQ13-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b6	DIRQ14EG	IRQ14-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b7	DIRQ15EG	IRQ15-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W

The DPSIEGR1 register is not initialized by the internal reset signal that is the source for release from deep software standby mode. For details, see Table 6.2, Targets to be Initialized by Each Reset Source.

11.2.16 Deep Standby Interrupt Edge Register 2 (DPSIEGR2)

Address(es): 0008 C28Ch




Bit	Symbol	Bit Name	Description	R/W
b0	DLVD1EG	LVD1 Edge Select	0: A request for release is generated when VCC < Vdet1 (fall) is detected 1: A request for release is generated when VCC ≥ Vdet1 (rise) is detected	R/W
b1	DLVD2EG	LVD2 Edge Select	0: A request for release is generated when VCC < Vdet2 (fall) is detected 1: A request for release is generated when VCC ≥ Vdet2 (rise) is detected	R/W
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	DNMIEG	NMI Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The DPSIEGR2 register is not initialized by the internal reset signal that is the source for release from deep software standby mode. For details, see Table 6.2, Targets to be Initialized by Each Reset Source.

11.2.17 Deep Standby Backup Register y (DPSBKRY) (y = 0 to 31)

Address(es): 0008 C2A0h to 0008 C2BFh



x: Undefined

The DPSBKRY register is a 32-byte readable/writable register to store data during deep software standby mode. The value of this register is retained even in deep software standby mode where RAM data is not retained. DPSBKRY is not initialized, and the register value is undefined immediately after power-on.

11.3 Reducing Power Consumption by Switching Clock Signals

When the SCKCR.FCK[3:0], ICK[3:0], BCK[3:0], PCKA[3:0], PCKB[3:0], PCKC[3:0], and PCKD[3:0] bits are set, the clock frequency changes. The CPU, DMAC, DTC, code flash memory, and RAM operate on the operating clock specified by the ICK[3:0] bits.

Peripheral modules operate on the operating clock specified by the PCKA[3:0], PCKB[3:0], PCKC[3:0], and PCKD[3:0] bits.

The data flash memory operates on the operating clock specified by the FCK[3:0] bits.

The external bus operates on the operating clock specified by the BCK[3:0] bits. For details, see section 9, Clock Generation Circuit.

11.4 Module-Stop Function

The module-stop function can be set for each on-chip peripheral module.

When the MSTP_m_i bit ($m = A$ to D , $i = 31$ to 0) in registers MSTPCRA to MSTPCRD is set to 1, the specified module stops operating and enters the module-stop state, but the CPU continues to operate independently. When the corresponding MSTP_m_i bit is set to 0, the module is released from the module-stop state and restarts operating at the end of the bus cycle. The internal states of modules are retained in the module-stop state.

After release from a reset, all modules except for the DMAC, DTC, RAM, and ECCRAM are placed in the module-stop state. Though read/write access cannot be made to the registers of the module that are in the module-stop state, some registers may be written to directly after the setting to the module-stop state. Therefore, care should be paid.

11.5 Low Power Consumption Modes

11.5.1 Sleep Mode

11.5.1.1 Transition to Sleep Mode

When the WAIT instruction is executed while the SBYCR.SSBY bit is 0, the CPU enters sleep mode. In sleep mode, the CPU stops operating but the contents of its internal registers are retained. Other peripheral functions do not stop.

When the WDT is used, the WDT stops counting when sleep mode is entered.

Counting by the IWDT stops if a transition to sleep mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 1 (stopping counting by the IWDT at transitions to low-power-consumption modes). In the same way, counting by the IWDT stops if a transition to sleep mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDCSTPR is 1.

Furthermore, counting by the IWDT continues if a transition to sleep mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 0 (counting by the IWDT continues through transitions to low-power-consumption modes). In the same way, counting by the IWDT continues if a transition to sleep mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDCSTPR is 0.

To use sleep mode, make the following settings and then execute a WAIT instruction.

- (1) Clear the PSW.I bit*¹ of the CPU to 0.
- (2) Set the interrupt request destination*² to be used for recovery from sleep mode to the CPU.
- (3) Set the priority*³ of the interrupt to be used for recovery from sleep mode to a level higher than the setting of the PSW.IPL[3:0] bits*¹ of the CPU.
- (4) Set the IERm.IENj bit*³ for that interrupt to 1.
- (5) For the last I/O register to which writing proceeded, read the register to confirm that the value written has been reflected.
- (6) Execute the WAIT instruction (this automatically sets the I bit*¹ in the PSW of the CPU to 1).

Note 1. For details, see section 2, CPU.

Note 2. For details, see section 14.7.3, Selecting Interrupt Request Destination.

Note 3. For details, see section 14, Interrupt Controller (ICUC).

11.5.1.2 Release from Sleep Mode

Release from sleep mode is initiated by a non-maskable interrupt, an interrupt, the RES# pin reset, a power-on reset, a voltage monitoring reset, or a reset caused by an IWDT underflow.

- Release triggered by an interrupt signal
Generation of an interrupt triggers release from sleep mode and the interrupt exception processing starts. If a maskable interrupt has been masked by the CPU (the priority level*¹ of the interrupt has been set to a value lower than that of the PSW.IPL[3:0] bits*² of the CPU), release from sleep mode does not proceed.
- Release due to a reset on the RES# pin
When the RES# pin is driven low, the MCU enters the reset state. When the RES# pin is driven high after the reset signal is input for a predetermined time period, the CPU starts the reset exception processing.
- Release due to a power-on reset
Release from sleep mode is initiated by a power-on reset.
- Release due to a voltage monitoring reset
Release from sleep mode is initiated by a voltage monitoring reset from the voltage detection circuit.
- Release due to the independent watchdog timer reset
Release from sleep mode is initiated by an internal reset generated by an IWDT underflow. However, when such conditions are set that stop IWDT counting in sleep mode (OFS0.IWDTSTRT = 0 and OFS0.IWDTSLCSTP = 1, or OFS0.IWDTSTRT = 1 and IWDCSTPR.SLCSTP = 1), the IWDT is stopped and release from sleep mode is not initiated by the independent watchdog timer reset.

Note 1. For details, see section 14, Interrupt Controller (ICUC).

Note 2. For details, see section 2, CPU.

11.5.1.3 Sleep Mode Return Clock Source Switching Function

To switch the clock source used on return from sleep mode, the clock used after return needs to be set by the sleep mode return clock source switching register (RSTCKCR) and the wait control register needs to be set for each clock source. When the return interrupt is generated, after oscillation settling of the oscillator specified as the return clock, the clock source is automatically switched, and then operation returns from sleep mode. At this time, the registers related to clock source switching are automatically rewritten.

For details, see section 11.2.6, Sleep Mode Return Clock Source Switching Register (RSTCKCR). For setting a waiting time for oscillation stabilization, see section 9.2.16, Main Clock Oscillator Wait Control Register (MOSCWTCR).

11.5.2 All-Module Clock Stop Mode

11.5.2.1 Transition to All-Module Clock Stop Mode

After setting the MSTPCRA.ACSE bit to 1 and placing modules controlled by MSTPCRA, MSTPCRB, MSTPCRC, and MSTPCRD registers in the module-stop state (MSTPCRA = FFFF FF[C-F]Fh, MSTPCRB = FFFF FFFFh, MSTPCRC[31:16] = FFFFh, MSTPCRD = FFFF FFFFh), executing a WAIT instruction while the SBYCR.SSBY bit is 0 stops the bus controller, I/O ports, and all modules except for the 8-bit timers*¹, POE3*², IWDT, power-on reset circuit, voltage detection circuit at the end of the current bus cycle, and the chip enters all-module clock stop mode*³.

When the WDT is used, the WDT stops counting when all-module clock stop mode is entered.

Counting by the IWDT stops if a transition to all-module clock-stop mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 1 (stopping counting by the IWDT at transitions to low-power-consumption modes). In the same way, counting by the IWDT stops if a transition to all-module clock-stop mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSSTPR is 1.

Furthermore, counting by the IWDT continues if a transition to all-module clock-stop mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 0 (counting by the IWDT continues through transitions to low-power-consumption modes). In the same way, counting by the IWDT continues if a transition to all-module clock-stop mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSSTPR is 0.

To use all-module clock-stop mode, make the following settings and then execute a WAIT instruction.

- (1) Clear the PSW.I bit*⁴ of the CPU to 0.
- (2) Set the interrupt request destination*⁵ to be used for recovery from all-module clock stop mode to the CPU.
- (3) Set the priority*⁶ of the interrupt to be used for recovery from all-module clock stop mode to a level higher than the setting of the PSW.IPL[3:0] bits*⁴ of the CPU.
- (4) Set the IERm.IENj bit*⁶ for the interrupt to be used for recovery from all-module clock stop mode to 1.
- (5) Read the last I/O register to have been written and confirm that its value reflects the value written.
- (6) Execute a WAIT instruction (executing a WAIT instruction causes automatic setting of the PSW.I bit*⁴ of the CPU to 1).

Note 1. The MSTPCRA.MSTPA4 and MSTPA5 bits select operation or stop of these modules.

Note 2. When a POE3 interrupt source condition is satisfied while the setting to enable POE3 interrupts is in place, recovery from all-module clock stop mode does not proceed but the flag to indicate satisfaction of the source condition is retained. If a different source leads to recovery from all-module clock stop mode in this situation, a POE3 interrupt is generated after recovery.

Note 3. Transitions to all-module clock stop mode are not to be made in some states of DTC or DMAC operations. Before setting the MSTPCRA.MSTPA28 bit to 1, clear the DMAST.DMST bit of the DMAC and the DTCST.DTCST bit of the DTC so that the DTC and DMAC are not activated.

Note 4. For details, see section 2, CPU.

Note 5. For details, see section 14.7.3, Selecting Interrupt Request Destination.

Note 6. For details, see section 14, Interrupt Controller (ICUC).

11.5.2.2 Release from All-Module Clock Stop Mode

Release from all-module clock-stop mode is initiated by an external pin interrupt (the NMI or IRQ0 to IRQ15), a peripheral interrupt (8-bit timer*¹, IWDTC*², USB suspend/resume, voltage monitoring 1, voltage monitoring 2, or oscillator-stopped detection interrupt), a RES# pin reset, a power-on reset, a voltage monitoring reset, or an independent watchdog timer reset, and the transition to the normal program execution state proceeds via exception processing for the given interrupt or reset.

However, note that in cases where a maskable interrupt has been masked by the CPU (priority level*³ of the interrupt has been set to a value lower than that of the PSW.IPL[3:0] bits*⁴ of the CPU) or a maskable interrupt has been set up as a trigger to start the DTC or DMA transfer, release from all-module clock stop mode will not proceed.

Note 1. The MSTPA4 and MSTPA5 bits of MSTPCRA select operation or stopping of these modules.

Note 2. If a condition for the independent watchdog timer to stop counting applied (OFS0.IWDTSTRT = 0 and OFS0.IWDTSLCSTP = 1, or OFS0.IWDTSTRT = 1 and IWDTCSLTPR.SLCSTP = 1) at the time of a transition to all-module clock-stop mode, using a reset from the independent watchdog timer to release the chip from all-module clock-stop mode is impossible because the independent watchdog timer is stopped.

Note 3. For details, see section 14, Interrupt Controller (ICUC).

Note 4. For details, see section 2, CPU.

11.5.3 Software Standby Mode

11.5.3.1 Transition to Software Standby Mode

When a WAIT instruction is executed with the SBYCR.SSBY bit set to 1 and the DPSBYCR.DPSBY bit set to 0, a transition to software standby mode is made. In this mode, the CPU, on-chip peripheral functions, and the oscillator functions stop.*¹ However, the contents of the CPU internal registers, RAM data, on-chip peripheral functions, and the states of the I/O ports are retained. Whether the address bus and bus control signals are placed in the high-impedance or the output state is retained can be specified by the SBYCR.OPE bit. Software standby mode allows significant reduction in power consumption because the oscillator stops in this mode. For details, see Table 11.2, Entering and Exiting Low Power Consumption Modes and Operating States in Each Mode.

Set the DMAST.DMST bit of the DMAC and the DTCST.DTCST bit of the DTC to 0 before executing the WAIT instruction.

When the WDT is used, the WDT stops counting when software standby mode is entered because the oscillator stops. Counting by the IWDT stops if a transition to software standby mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 1 (stopping counting by the IWDT at transitions to low-power-consumption modes). In the same way, counting by the IWDT stops if a transition to software standby mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSSTPR is 1.

Furthermore, counting by the IWDT continues if a transition to software standby mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 0 (counting by the IWDT continues through transitions to low-power-consumption modes). In the same way, counting by the IWDT continues if a transition to software standby mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSSTPR is 0.

When the oscillation stop detection function is enabled (OSTDCR.OSTDE = 1), software standby mode cannot be entered. To make a transition to software standby mode, execute a WAIT instruction after disabling the oscillation stop detection function (OSTDCR.OSTDE = 0).

To use software standby mode, make the following settings and then execute a WAIT instruction.

- (1) Set the PSW.I bit*² of the CPU to 0.
- (2) Set the interrupt request destination*³ to be used for recovery from software standby mode to the CPU.
- (3) Set the priority*⁴ of the interrupt to be used for recovery from software standby mode to a level higher than the setting of the PSW.IPL[3:0] bits*² of the CPU.
- (4) Set the IERm.IENj bit*⁴ for the interrupt to be used for recovery from software standby mode to 1.
- (5) For the last I/O register to which writing proceeded, read the register to confirm that the value written has been reflected.
- (6) Execute a WAIT instruction (executing a WAIT instruction causes automatic setting of the PSW.I bit*² of the CPU to 1).

Note 1. When a negative voltage is continuously applied to the PGA input pins even in software standby mode, keep the VOLSR.PGAVLS bit to 0. In this case, 0.2 mA of leakage current will flow at the analog power supply.

To prevent such leakage current, be sure not to input the negative voltage to pins AN000 to AN002, AN100 to AN102, PGAVSS0, and PGAVSS1, and then, set the VOLSR.PGAVLS bit to 1.

Note 2. For details, see section 2, CPU.

Note 3. For details, see section 14.7.3, Selecting Interrupt Request Destination.

Note 4. For details, see section 14, Interrupt Controller (ICUC).

11.5.3.2 Release from Software Standby Mode

Release from software standby mode is initiated by an external pin interrupt (the NMI or IRQ0 to IRQ15), peripheral interrupts (the IWDT, USB suspend/resume, voltage monitoring 1, and voltage monitoring 2 interrupts), an RES# pin reset, a power-on reset, a voltage monitoring reset, or an independent watchdog timer reset.

When an interrupt initiates release from software standby, the oscillators which were stopped by the transition to software standby are restarted. After the oscillation of all these oscillators has become stable, operation returns from software standby.

(1) Release due to an interrupt

When an interrupt request from the NMI, IRQ0 to IRQ15, IWDT, USB suspend/resume, voltage monitoring 1, or voltage monitoring 2 interrupt is generated, each oscillator which was operating before a transition to software standby mode resumes oscillation. After the time for return from software standby has elapsed, the chip is released from software standby and starts interrupt exception processing.

The time for return after release from software standby is the oscillation stabilization waiting time plus the time required for operations by the software standby release sequencer.

$$t_{SBYi} = t_{SBYOSCWT} + t_{SBYSEQ}$$

t_{SBYi} (i = MC, EX, PC, PE, PH, HO, LO): Time for return after release from software standby

$t_{SBYOSCWT}$: Oscillation stabilization waiting time

t_{SBYSEQ} : Time required for operations by the software standby release sequencer

For the oscillation stabilization waiting time to be used in calculating the time for return after release from software standby, use the greatest value of the oscillation stabilization waiting time of the oscillators which are to be started. For the oscillation stabilization waiting times of the oscillators, see section 45, Electrical Characteristics.

(2) Release due to a reset on the RES# pin

Clock oscillation starts when the low level is applied to the RES# pin. Clock supply for the MCU starts at the same time. Keep the level on the RES# pin low over the time required for oscillation of the clocks to become stable. Reset exception processing starts when the high level is applied to the RES# pin.

(3) Release due to a power-on reset

Release from software standby mode proceeds after a fall in the power-supply voltage leads to the generation of a power-on reset.

(4) Release due to a voltage monitoring reset

Release from software standby mode proceeds after a fall in the power-supply voltage leads to the generation of a voltage monitoring reset.

(5) Release due to an independent watchdog timer reset

An internal reset due to an underflow of the IWDT leads to release from software standby mode.

However, if a condition for the independent watchdog timer to stop counting applied (OFS0.IWDTSTRT = 0 and OFS0.IWDTSLCSTP = 1, or OFS0.IWDTSTRT = 1 and IWDTCSTPR.SLCSTP = 1) at the time of a transition to software standby, using a reset from the independent watchdog timer to release the chip from software standby is impossible because the independent watchdog timer is stopped.

11.5.3.3 Example of Software Standby Mode Application

Figure 11.2 shows an example where a transition to software standby mode is made at the falling edge of the IRQn pin, and release from software standby mode is initiated at the rising edge of the IRQn pin.

In this example, an IRQn interrupt is accepted with the IRQCRi.IRQMD[1:0] bits of the ICU set to 01b (falling edge), and then the IRQCRi.IRQMD[1:0] bits are set to 10b (rising edge). After that, the SBYCR.SSBY bit is set to 1 and the WAIT instruction is executed. Thus a transition to software standby mode is made. After that, release from software standby mode is initiated at the rising edge of the IRQn pin.

To return from software standby mode, settings of the interrupt controller (ICU) are also necessary. For details, see section 14, Interrupt Controller (ICUC).




Figure 11.2 Example of Software Standby Mode Application

11.5.4 Deep Software Standby Mode

11.5.4.1 Transition to Deep Software Standby Mode

Executing a WAIT instruction while the SBYCR.SSBY bit is 1 causes a transition to software standby mode. After that, if the DPSBYCR.DPSBY bit is 1, the transition continues to deep software standby mode.*1, *2, *3

On deep software standby mode, the CPU, internal peripheral modules, RAM, ECC RAM, and functions of the oscillators are stopped; furthermore, since the internal supply of power for these modules is stopped, power consumption is markedly reduced. For details, see Table 11.2, Entering and Exiting Low Power Consumption Modes and Operating States in Each Mode. At this time, the contents of all the registers of the CPU and internal peripheral modules become undefined.

When the WDT is in use, since the oscillators and power supply to the WDT are stopped by the transition to deep software standby mode, counting also stops.

Power supply to the IWDT-dedicated clock and the IWDT is stopped and counting by the IWDT stops if a transition to deep software standby mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 1 (stopping counting by the IWDT at transitions to low-power-consumption modes). In the same way, power supply to the IWDT-dedicated clock and the IWDT is stopped and counting by the IWDT stops if a transition to deep software standby mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSSTPR is 1. Furthermore, counting by the IWDT continues if a transition to software standby mode is made but not to deep software standby mode while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 0 (counting by the IWDT continues through transitions to low-power-consumption modes). In the same way, counting by the IWDT continues if a transition to software standby mode is made but not to deep software standby mode while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSSTPR is 0.

When the voltage monitoring 1 reset function (LVD1CR0.LVD1RI = 1) or voltage monitoring 2 reset function (LVD2CR0.LVD2RI = 1) is selected for the voltage detection circuit, a transition to deep software standby mode cannot be made, but to software standby.

The I/O port states remain unchanged from software standby mode.

Note 1. Conditions on the DTC, DMAC, and IWDT for transition to software standby mode should be satisfied before the WAIT instruction is executed. For details, refer to section 11.5.3, Software Standby Mode.

Note 2. Set the VOLSR.USBVON bit to 0 before executing the WAIT instruction.

Note 3. When a negative voltage (voltage lower than -0.3 V) is continuously applied to the PGA input pins even in deep software standby mode, retain the VOLSR.PGAVLS bit 0. In this case, approximately 0.2 mA of leakage current flows at the analog power supply.

To prevent such leakage current, be sure not to input the negative voltage to pins AN000 to AN002, AN100 to AN102, PGAVSS0, and PGAVSS1, and then, set the VOLSR.PGAVLS bit to 1.

11.5.4.2 Release from Deep Software Standby Mode

Release from deep software standby mode is initiated by any of the external pin interrupt source pins (the NMI or IRQ0-DS to IRQ15-DS), peripheral interrupts (the voltage monitoring 1 and voltage monitoring 2 interrupts), an RES# pin reset, a power-on reset, or a voltage monitoring 0 reset.

(1) Release triggered by an external interrupt pin or internal interrupt signal

Release from deep software standby mode is controlled by registers DPSIERn (n = 0 to 2) and DPSIFRn (n = 0 to 2). When a deep software standby release interrupt is generated, the corresponding flag in DPSIFRn is set to 1. At this time, if the releasing source is enabled in DPSIERn, release from deep software standby mode proceeds. Rising edge or falling edge can be selected by DPSIEGRn (n = 0 to 2) registers. The interrupts for which an edge can be selected are the NMI, IRQ0-DS to IRQ15-DS, voltage monitoring 1, and voltage monitoring 2 interrupts.

When a deep software standby mode releasing source is generated, the internal power supply and LOCO clock oscillation begin, and then a deep software standby reset is generated for the entire MCU.

A stable LOCO clock is then supplied to the entire MCU, which is released from deep software standby reset. This is accompanied by release from deep software standby, and reset exception processing then starts.

When release from deep software standby is triggered by an external interrupt pin or internal interrupt signal, the RSTSR0.DPSRSTF flag is set to 1.

(2) Release due to a reset on the RES# pin

The low level being applied to the RES# pin triggers release from deep software standby.

At this time, the RES# pin should be held low according to the specifications described in section 45, Electrical Characteristics. Reset exception processing starts when the high level is applied to the RES# pin.

(3) Release due to a power-on reset

Release from deep software standby mode proceeds after a fall in the power-supply voltage leads to the generation of a power-on reset.

(4) Release due to a voltage monitoring 0 reset

Release from deep software standby mode proceeds after a fall in the power-supply voltage leads to the generation of a voltage monitoring 0 reset.

11.5.4.3 Pin States at the Time of Release from Deep Software Standby Mode

In deep software standby mode, the I/O ports retain the same states from software standby mode. The inside of the MCU is initialized by an internal reset generated on release from deep software standby mode. Upon release from deep software standby mode, the reset exception processing starts. The following shows the states of I/O ports at this time. Whether to initialize the I/O ports or to retain the I/O port states at the time of software standby mode can be selected by the DPSBYCR.IOKEEP bit.

- When the DPSBYCR.IOKEEP bit = 0

I/O ports are initialized by an internal reset generated on release from deep software standby mode.

- When the DPSBYCR.IOKEEP bit = 1

Although the inside of the MCU is initialized by an internal reset generated on release from deep software standby mode, I/O ports retain their states from software standby mode regardless of the MCU internal state. At this time, the I/O port states remain unchanged from software standby mode even if settings of I/O ports or peripheral modules are made. Then, the retained I/O port states are released by clearing the DPSBYCR.IOKEEP bit to 0, and the MCU operates according to the internal state.

The DPSBYCR.IOKEEP bit is not initialized by an internal reset generated on release from deep software standby mode.

11.5.4.4 Example of Deep Software Standby Mode Application

Figure 11.3 shows an example where a transition to deep software standby mode is made at the falling edge of the IRQn-DS pin, and release from deep software standby mode is initiated at the rising edge of the IRQn-DS pin.

In this example, an IRQn interrupt is accepted with the IRQCRi.IRQMD[1:0] bits of the ICU set to 01b (falling edge). Then, after the DPSIEGRy.DIRQnEG (y = 0 or 1, n = 0 to 15) bit is set to 1 (rising edge) and the SBYCR.SSBY bit and DPSBYCR.DPSBY bit are both set to 1, the WAIT instruction is executed. Thus a transition to deep software standby mode is made.

After that, release from deep software standby mode is initiated at the rising edge of the IRQ-DS pin.




Figure 11.3 Example of Deep Software Standby Mode Application

11.5.4.5 Flowchart to Use Deep Software Standby Mode

Figure 11.4 shows an example of a flowchart to use deep software standby mode.

In this example, the RSTSR0.DPSRSTF flag of the reset function is read after the reset exception processing to determine whether a reset was generated by the RES# pin or by release from deep software standby mode.

In the case of a reset by the RES# pin, a transition to deep software standby mode is made after the required register settings have been made.

In the case of a reset by release from deep software standby mode, the DPSBYCR.IOKEEP bit is set to 0 after the I/O port settings have been made.




Figure 11.4 Example of Flowchart to Use Deep Software Standby Mode

11.6 Usage Notes

11.6.1 I/O Port States

I/O port states are retained in software standby mode and deep software standby mode. When enabling the input pull-up resistor, retain such enable state even during the standby mode as above.

11.6.2 Module-Stop State of DMAC and DTC

Before setting the MSTPCRA.MSTPA28 bit to 1, set the DMAST.DMST bit of the DMAC and the DTCST.DTCST bit of the DTC to 0 so that the DMAC and DTC are not activated.

For details, see section 17, DMA Controller (DMACa) and section 18, Data Transfer Controller (DTCa).

11.6.3 On-Chip Peripheral Module Interrupts

These interrupts do not operate in the module-stop state. Therefore, if the module-stop state is entered after an interrupt request is generated, a CPU interrupt source or a DMAC or DTC startup source cannot be cleared. For this reason, disable interrupts before entering the module-stop state.

11.6.4 Write Access to MSTPCRA, MSTPCRB, MSTPCRC, and MSTPCRD

Write accesses to registers MSTPCRA, MSTPCRB, MSTPCRC and MSTPCRD should be made only by the CPU.

11.6.5 Input Buffer Control by DIRQnE Bit (n = 0 to 15)

Setting the DPSIERy.DIRQnE (y = 0 or 1, n = 0 to 15) bit to 1 enables the input buffer of the IRQ0-DS to IRQ15-DS pins. Therefore, note that, although inputs to these pins are sent to the DPSIFRy.DIRQnF (y = 0 or 1, n = 0 to 15) bits, they are not sent to the interrupt controller, peripheral modules, and I/O ports.

11.6.6 Timing of WAIT Instruction

A WAIT instruction that follows register writing may be executed before the writing is completed. Accordingly, the WAIT instruction may be executed before the change to the setting of an I/O register is reflected, in which case operation may not be as intended. To avoid this, always execute the WAIT instruction after confirming that the last writing to the register has completed.

11.6.7 Rewriting the Register by DMAC and DTC in Sleep Mode

The WDT stops in sleep mode. Do not set up the DMACA and DTC to rewrite any registers related to the WDT while the chip is in sleep mode.

According to the settings of the OFS0.IWDTSLCSTP bit and IWDTCSSTPR.SLCSTP bit, the IWDT may also stop in sleep mode. If that is the case, do not set up the DMAC and DTC to rewrite any registers related to the IWDT in sleep mode.

The RSTCKCR register can be set so that the clock source is switched on recovery from sleep mode. For this reason, rewriting the register while the chip is in sleep mode may lead to unintended operation, so do not allow rewriting of the RSTCKCR register in sleep mode.

12. Register Write Protection Function

The register write protection function protects important registers from being overwritten for in case a program runs out of control. The registers to be protected are set with the protect register (PRCR).

Table 12.1 lists the association between the PRCR bits and the registers to be protected.


Table 12.1 Association between PRCR Bits and Registers to be Protected

PRCR Bit	Register to be Protected
PRC0	<ul style="list-style-type: none"> Registers related to the clock generation circuit: SCKCR, SCKCR2, SCKCR3, PLLCR, PLLCR2, BCKCR, MOSCCR, LOCOCR, ILOCOCR, HOCOGR, HOCOGR2, OSTDCR, OSTDSR
PRC1	<ul style="list-style-type: none"> Registers related to the operating modes: SYSCR0, SYSCR1, VOLSR Registers related to the low power consumption functions: SBYCR, MSTPCRA, MSTPCRB, MSTPCRC, MSTPCRD, RSTCKCR, DPSBYCR, DPSIER0 to DPSIER2, DPSIFR0 to DPSIFR2, DPSIEGR0 to DPSIEGR2 Registers related to clock generation circuit: MOSCWTCR, MOFCR, HOCOPCR Software reset register: SWRR
PRC3	<ul style="list-style-type: none"> Registers related to the LVD: LVCMPCR, LVDLVLRL, LVD1CR0, LVD1CR1, LVD1SR, LVD2CR0, LVD2CR1, LVD2SR

12.1 Register Descriptions

12.1.1 Protect Register (PRCR)

Address(es): 0008 03FEh



Bit	Symbol	Bit Name	Description	R/W
b0	PRC0	Protect Bit 0	Enables writing to the registers related to the clock generation circuit. 0: Write disabled 1: Write enabled	R/W
b1	PRC1	Protect Bit 1	Enables writing to the registers related to operating modes, clock generation circuit, low power consumption, and software reset. 0: Write disabled 1: Write enabled	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3	PRC3	Protect Bit 3	Enables writing to the registers related to the LVD. 0: Write disabled 1: Write enabled	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b8	PRKEY[7:0]	PRC Key Code	These bits control permission and prohibition of writing to the PRCR register. To modify the PRCR register, write A5h to the eight higher-order bits and the desired value to the eight lower-order bits as a 16-bit unit.	R/(W)*1

Note 1. Written values are not retained. These bits are read as 00h.

PRCi Bits (Protect Bit i) (i = 0, 1, 3)

These bits enable or disable writing to the corresponding registers to be protected.

Setting the PRCi bits to 1 and 0 enables and disables writing to the corresponding registers to be protected, respectively.

13. Exception Handling

13.1 Exception Events

During execution of a program by the CPU, the occurrence of a certain event may cause execution of that program to be suspended and execution of another program to be started. Such kinds of events are called exception events.

The RXv3 CPU supports eight types of exceptions. The types of exception events are shown in Figure 13.1.

The occurrence of an exception causes the processor mode to shift to supervisor mode.




Figure 13.1 Types of Exception Events

13.1.1 Undefined Instruction Exception

An undefined instruction exception occurs when execution of an undefined instruction (an instruction not implemented) is detected.

13.1.2 Privileged Instruction Exception

A privileged instruction exception occurs when execution of a privileged instruction is detected in user mode. Privileged instructions can be executed only in supervisor mode.

13.1.3 Access Exceptions

An access exception occurs when an error is detected in access to memory by the CPU. If the memory-protection unit detects an instruction memory-protection error, an instruction-access exception occurs, and if the unit detects a data memory protection error, an operand-access exception occurs.

13.1.4 Single-Precision Floating-Point Exception

Single-precision floating-point exceptions are generated when any of the five exceptions specified in the IEEE 754 standard, namely overflow, underflow, inexact, division-by-zero, or invalid operation, or an attempt to use processing that is not implemented, is detected upon execution of a single-precision floating-point operation instruction. Exception handling by the CPU only proceeds when any among the EX, EU, EZ, EO, or EV bits in the FPSW, which corresponding to the five types of exception, is set to 1.

13.1.5 Reset

A reset is generated by input of a reset signal to the CPU. This has the highest priority of any exception and is always accepted.

13.1.6 Non-Maskable Interrupt

The non-maskable interrupt is generated by input of a non-maskable interrupt signal to the CPU and is only used when a fatal fault is considered to have occurred in the system. Never use the non-maskable interrupt with an attempt to return to the program that was being executed at the time of interrupt generation after the exception handling routine is ended.

13.1.7 Interrupt

Interrupts are generated by the input of interrupt signals to the CPU. A fast interrupt can be selected as the interrupt with the highest priority. In the case of the fast interrupt, hardware pre-processing and hardware post-processing are handled fast. The priority level of the fast interrupt is 15 (the highest). The exception handling of interrupts is masked when the I bit in PSW is 0.

13.1.8 Unconditional Trap

An unconditional trap is generated when the INT or BRK instruction is executed.

13.2 Exception Handling Procedure

In the exception handling, part of the processing is handled automatically by hardware and part of it is handled by a program (exception handling routine) that has been written by the user. Figure 13.2 shows the processing procedure when an exception other than a reset is accepted.




Figure 13.2 Outline of Exception Handling Procedure

When an exception is accepted, hardware processing by the RXv3 CPU is followed by access to the vector to acquire the address of the branch destination. In the vector, a vector address is allocated to each exception, and the branch destination address of the exception handling routine is written to each vector address.

Hardware pre-processing by the RXv3 CPU handles saving of the values of the program counter (PC) and processor status word (PSW). In the case of the fast interrupt, the values of the PC and PSW are saved in the backup PC (BPC) and the backup PSW (BPSW), respectively. In the case of exceptions other than the fast interrupt, the contents are saved on the stack. The values of general purpose registers and control registers other than the PC and PSW that are to be used within an exception handling routine must be saved by the user program at the start of the exception handling routine. On completion of processing by an exception handling routine, saved registers are restored and the RTE instruction is executed to restore execution from the exception handling routine to the original program. For return from a fast interrupt, the RTFI instruction is used instead. In the case of a non-maskable interrupt, however, finish the program or reset the system without returning to the original program.

Hardware post-processing by the RXv3 CPU handles restoration of the contents of the PC and PSW. In the case of the fast interrupt, the values of the BPC and BPSW are restored to the PC and PSW, respectively. In the case of other exceptions, the values are restored from the stack to the PC and PSW.

The stack can be used to save and restore the general-purpose and other registers at the start and end of an exception handling routine. Use the PUSH and POP instructions for saving to and restoring from the stack.

13.3 Acceptance of Exception Events

When an exception occurs, the CPU suspends the execution of the program and processing branches to the exception handling routine.

13.3.1 Acceptance Timing and Saved PC Value

Table 13.1 lists the timing of acceptance and the program counter (PC) value to be saved for each exception event.

Table 13.1 Acceptance Timing and Saved PC Value

Exception Event	Type of Handling	Acceptance Timing	Value Saved in BPC or on the Stack	
Undefined instruction exception	Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception	
Privileged instruction exception	Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception	
Access exception	Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception	
Single-precision floating-point exception	Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception	
Reset	Instruction abandonment type	Any machine cycle	None	
Non-maskable interrupt	During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions	Instruction suspending type	During instruction execution	PC value of the instruction being executed
	Other than above	Instruction completion type	At the next break between instructions	PC value of the next instruction
Interrupt	During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions	Instruction suspending type	During instruction execution	PC value of the instruction being executed
	Other than above	Instruction completion type	At the next break between instructions	PC value of the next instruction
Unconditional trap	Instruction completion type	At the next break between instructions	PC value of the next instruction	

13.3.2 Vector and Site for Saving the Values in the PC and PSW

The vector for each type of exception and the site for saving the values of the program counter (PC) and processor status word (PSW) are listed in Table 13.2. The addresses where the exception vector table and interrupt vector table start must be set. For details, see section 2.6, Vector Table.

Table 13.2 Vector and Site for Saving the Values in the PC and PSW

Exception		Vector	Site for Saving the Values in the PC and PSW
Undefined instruction exception		Exception vector table (EXTB)	Stack
Privileged instruction exception		Exception vector table (EXTB)	Stack
Access exception		Exception vector table (EXTB)	Stack
Single-precision floating-point exception		Exception vector table (EXTB)	Stack
Reset		Exception vector table (EXTB)	Nowhere
Non-maskable interrupt		Exception vector table (EXTB)	Stack
Interrupt	Fast interrupt	FINTV	BPC and BPSW
	Other than above	Interrupt vector table (INTB)	Stack
Unconditional trap		Interrupt vector table (INTB)	Stack

13.4 Hardware Processing for Accepting and Returning from Exceptions

This section describes the hardware processing for accepting and returning from exceptions other than a reset.

(1) Hardware Pre-Processing for Accepting an Exception

(a) Saving PSW

- For a fast interrupt
PSW → BPSW
- For exceptions other than a fast interrupt
PSW → Stack

Note: The FPSW is not saved by the hardware pre-processing. If single-precision floating-point operation instructions are used within an exception-handling routine, the user must save the FPSW on the stack within the exception-handling routine.

(b) Updating PM, U, and I Bits in PSW

I: Set to 0

U: Set to 0

PM: Set to 0

(c) Saving PC

- For a fast interrupt
PC → BPC
- For exceptions other than a fast interrupt
PC → Stack

(d) Setting Branch Destination Address of Exception Handling Routine in PC

Processing is shifted to the exception handling routine by acquiring the vector corresponding to the exception and then branching accordingly.

(2) Hardware Post-Processing for Execution of RTE and RTFI Instructions

(a) Restoring PSW

- For a fast interrupt
BPSW → PSW
- For exceptions other than a fast interrupt
Stack → PSW

(b) Restoring PC

- For a fast interrupt
BPC → PC
- For exceptions other than a fast interrupt
Stack → PC

(c) Clearing the LI flag

13.5 Hardware Pre-Processing

The hardware pre-processing from reception of each exception request to execution of the associated exception handling routine are explained below.

13.5.1 Undefined Instruction Exception

1. The value of the processor status word (PSW) is saved on the stack (ISP).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. The value of the program counter (PC) is saved on the stack (ISP).
4. The vector is fetched from the value of EXTB + address 0000 005Ch.
5. The fetched vector is set to the PC and processing branches to the exception handling routine.

13.5.2 Privileged Instruction Exception

1. The value of the processor status word (PSW) is saved on the stack (ISP).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. The value of the program counter (PC) is saved on the stack (ISP).
4. The vector is fetched from the value of EXTB + address 0000 0050h.
5. The fetched vector is set to the PC and processing branches to the exception handling routine.

13.5.3 Access Exceptions

1. The value of the processor status word (PSW) is saved on the stack (ISP).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. The value of the program counter (PC) is saved on the stack (ISP).
4. The vector is fetched from the value of EXTB + address 0000 0054h.
5. The fetched vector is set to the PC and processing branches to the exception handling routine.

13.5.4 Single-Precision Floating-Point Exception

1. The value of the processor status word (PSW) is saved on the stack (ISP).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. The value of the program counter (PC) is saved on the stack (ISP).
4. The vector is fetched from the value of EXTB + address 0000 0064h.
5. The fetched vector is set to the PC and processing branches to the exception handling routine.

13.5.5 Reset

1. The control registers are initialized.
2. The vector is fetched from address FFFF FFFCh.
3. The fetched vector is set to the PC.

13.5.6 Non-Maskable Interrupt

1. The value of the processor status word (PSW) is saved on the stack (ISP).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved on the stack (ISP). For other instructions, the PC value of the next instruction is saved.
4. The processor interrupt priority level bits (IPL[3:0]) in PSW are set to Fh.
5. The vector is fetched from the value of EXTB + address 0000 0078h.
6. The fetched vector is set to the PC and processing branches to the exception handling routine.

13.5.7 Interrupt

1. The value of the processor status word (PSW) is saved on the stack (ISP) or, for the fast interrupt, in the backup PSW (BPSW).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved. For other instructions, the PC value of the next instruction is saved. Saving of the PC is in the backup PC (BPC) for fast interrupts.
4. The processor interrupt priority level bits (IPL[3:0]) in PSW indicate the interrupt priority level of the interrupt.
5. The vector for an interrupt source other than the fast interrupt is fetched from the interrupt vector table. For the fast interrupt, the address is fetched from the fast interrupt vector register (FINTV).
6. The fetched vector is set to the PC and processing branches to the exception handling routine.

13.5.8 Unconditional Trap

1. The value of the processor status word (PSW) is saved on the stack (ISP).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. The value of the program counter (PC) for the next instruction is saved on the stack (ISP).
4. For the INT instruction, the value at the vector corresponding to the INT instruction number is fetched from the interrupt vector table.
For the BRK instruction, the value at the vector from the start address is fetched from the interrupt vector table.
5. The fetched vector is set to the PC and processing branches to the exception handling routine.

13.6 Return from Exception Handling Routine

Executing the instruction listed in Table 13.3 at the end of the corresponding exception handling routine leads to restoration of the values of the program counter (PC) and processor status word (PSW) that were saved on the stack or in the control registers (BPC and BPSW) immediately before the exception handling sequence.


Table 13.3 Return from Exception Handling Routine

Exception		Instruction for Return
Undefined instruction exception		RTE
Privileged instruction exception		RTE
Access exception		RTE
Single-precision floating-point exception		RTE
Reset		Return is impossible
Non-maskable interrupt		Prohibited
Interrupt	Fast interrupt	RTFI
	Other than above	RTE
Unconditional trap		RTE

13.7 Priority of Exception Events

The priority of exception events is listed in Table 13.4. When multiple exceptions are generated at the same time, the exception with the highest priority is accepted first.

Table 13.4 Priority of Exception Events

Priority	Exception Event
High  Low	1 Reset
	2 Non-maskable interrupt
	3 Interrupt
	4 Instruction access exception
	5 Undefined instruction exception Privileged instruction exception
	6 Unconditional trap
	7 Operand access exception
	8 Single-precision floating-point exception

14. Interrupt Controller (ICUC)

14.1 Overview

The interrupt controller (ICU) controls various interrupt requests from the peripheral modules and the IRQ_i pin ($i = 0$ to 15), and generates an interrupt request to the CPU and a transfer request to the DTC and DMAC.

Table 14.1 lists the ICU specifications, and Figure 14.1 shows a block diagram of the interrupt controller.

Table 14.1 ICU Specifications

Item		Description
Interrupts	Peripheral interrupts	Interrupts from peripheral modules <ul style="list-style-type: none"> Interrupt detection method: Edge detection/level detection (fixed for each interrupt source) Group interrupt: Multiple interrupt sources are grouped together and treated as an interrupt source.*1 <ul style="list-style-type: none"> Group IE0 interrupt: Interrupt sources of coprocessors that use ICLK as the operating clock (edge detection) Group BE0 interrupt: Interrupt sources of peripheral modules that use PCLKB as the operating clock (edge detection) Group BL0/BL1/BL2 interrupt: Interrupt sources of peripheral modules that use PCLKB as the operating clock (level detection) Group AL0/AL1 interrupt: Interrupt sources of peripheral modules that use PCLKA as the operating clock (level detection) Software configurable interrupt A: Any of the interrupt sources for peripheral modules that use PCLKA as the operating clock can be assigned to interrupt vector numbers 208 to 255.
	External pin interrupt	Interrupt by the input signal to the IRQ _i pin ($i = 0$ to 15) <ul style="list-style-type: none"> Interrupt detection method: Detection of low level, falling edge, rising edge, rising and falling edges One of these detection methods can be set for each source. Digital filter can be used to remove noise.
	Software interrupt	<ul style="list-style-type: none"> Interrupt request can be generated by writing to a register. Two interrupt sources
	Interrupt priority	Priority level can be set with interrupt source priority register r (IPR _r) ($r = 000$ to 255).
	Fast interrupt function	CPU interrupt response time can be reduced. This function can be used for only one interrupt source.
	DTC/DMAC control	Interrupt sources can be used to start the DTC and DMAC.*2
Non-maskable interrupts *3	NMI pin interrupt	Interrupt by the input signal to the NMI pin <ul style="list-style-type: none"> Interrupt detection: Falling edge/rising edge Digital filter can be used to remove noise.
	Oscillation stop detection interrupt *4	This interrupt occurs when the main clock oscillator stop is detected.
	WDT underflow/refresh error interrupt *4	This interrupt occurs when the watchdog timer (WDT) underflows or a refresh error occurs.
	IWDT underflow/refresh error interrupt *4	This interrupt occurs when the independent watchdog timer (IWDT) underflows or a refresh error occurs.
	Voltage monitoring 1 interrupt *4	Interrupt from voltage detection circuit 1 (LVD1)
	Voltage monitoring 2 interrupt *4	Interrupt from voltage detection circuit 2 (LVD2)
Return from low power consumption states	RAM error interrupt *4	This interrupt occurs when a parity check error is detected in the RAM or an ECC error is detected in the ECCRAM.
	Sleep mode	<ul style="list-style-type: none"> Exit sleep mode by any interrupt source.
	All-module clock stop mode	<ul style="list-style-type: none"> Exit all-module clock stop mode by the NMI pin interrupt, external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, oscillation stop detection interrupt, USB0 resume, IWDT, TMR0 to TMR3).
	Software standby mode	<ul style="list-style-type: none"> Exit software standby mode by the NMI pin interrupt, external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, USB0 resume, IWDT).
Deep software standby mode	<ul style="list-style-type: none"> Exit deep software standby mode by the NMI pin interrupt, specific external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2). 	

- Note 1. Groups to which no interrupt source is assigned are reserved. Also, there is no register corresponding to that group.
- Note 2. For the DTC and DMAC triggers, refer to Table 14.4, Interrupt Vector Table.
- Note 3. Once non-maskable interrupts are enabled, they cannot be disabled.
- Note 4. Each source for these non-maskable interrupts can be used for maskable interrupts. When using for maskable interrupts, do not change the NMIER register value from the value after reset. To enable the voltage monitoring 1 interrupt, set the LVD1CR1.LVD1IRQSEL bit to 1, and to enable the voltage monitoring 2 interrupt, set the LVD2CR1.LVD2IRQSEL bit to 1.




Figure 14.1 Block Diagram of the ICUC

Table 14.2 lists I/O pins used for the ICUC.


Table 14.2 ICUC I/O Pins

Pin Name	I/O	Description
NMI	Input	Non-maskable interrupt request pin
IRQ0 to IRQ15	Input	External interrupt request pins

14.2 Register Descriptions

14.2.1 Interrupt Request Register n (IRn) (n = 016 to 255)

Address(es): ICU.IR016 0008 7010h to ICU.IR255 0008 70FFh



Bit	Symbol	Bit Name	Description	R/W
b0	IR	Interrupt Status Flag	0: No interrupt request is generated. 1: An interrupt request is generated.	R/(W) *1
b7 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W

Note 1. For an edge detection interrupt source, only 0 can be written to this bit; do not write 1.
For a level detection interrupt source, neither 0 nor 1 can be written.

The IRn register indicates whether an interrupt request has been generated.

This register is provided for each interrupt vector number, and n matches the interrupt vector number.

For the correspondence between interrupt sources and interrupt vector numbers, refer to Table 14.4, Interrupt Vector Table.

IR Flag (Interrupt Status Flag)

The IR flag is a status flag indicating whether an interrupt request has been generated. This flag becomes 1 when an interrupt request is generated. To detect an interrupt request, set the interrupt enable bit of the peripheral module to enable output of the interrupt request.

An interrupt request can be detected by edge detection or level detection. For interrupts from peripheral modules, the detection method (edge detection or level detection) is determined depending on the source. Refer to Table 14.4, Interrupt Vector Table for details on the detection method for each source. For interrupts from the IRQi pin (i = 0 to 15), edge detection or level detection can be selected by setting the IRQCRi.IRQMD[1:0] bits.

The interrupt status flag for group interrupts is the ISj flag (j = 0 to 31) in the group interrupt request register (GRPBE0, GRPBL0, GRPBL1, GRPAL0). When any of the ISj flags becomes 1, the IRn.IR flag corresponding to each group interrupt becomes 1. Group interrupts are detected by level detection.

Refer to section 14.4.4, Group Interrupts for details on group interrupts.

(1) Edge detection

This flag becomes 1 under the following condition:

- The IR flag becomes 1 when an interrupt request for peripheral interrupts or external pin interrupts is generated. For interrupt requests for peripheral modules, refer to the corresponding sections.

This flag becomes 0 under any of the following conditions:

- The IR flag becomes 0 when the interrupt request destination accepts an interrupt request.
- The IR flag becomes 0 by writing 0 to the IR flag. Note that when the interrupt request destination is the DTC or DMAC, do not write 0 to the IR flag.

(2) Level detection

This flag becomes 1 under any of the following conditions:

- The IR flag is 1 while an interrupt request for peripheral interrupts or external pin interrupts is generated. For interrupt requests for peripheral modules, refer to the corresponding sections.
- For group interrupts, the IR flag becomes 1 when the IS_j flag in the group interrupt request register (GRPBE0, GRPBL0, GRPBL1, GRPAL0) is 1 (interrupt request is generated) while the EN_j bit in the group interrupt request enable register (GENBE0, GENBL0, GENBL1, GENAL0) is 1 (enabled) (j = 0 to 31).


This flag becomes 0 under any of the following conditions:

- The IR flag becomes 0 by clearing output of the peripheral module interrupt request. The IR flag does not become 0 when the interrupt request destination accepts the interrupt request. For interrupt requests for peripheral modules, refer to the corresponding sections.
- For group interrupts, the IR flag becomes 0 when the EN_j bit in the group interrupt request enable register is 0 (disabled) or when the IS_j flag in the group interrupt request register is 0 (interrupt request is not generated).

When level detection is selected for detecting external pin interrupts, set the input level of the IRQ_i pin to high (i = 0 to 15) to cancel the external pin interrupt that has occurred. When level detection is selected, do not write to the IR flag.

14.2.2 Interrupt Request Enable Register m (IERm) (m = 02h to 1Fh)

Address(es): ICU.IER02 0008 7202h to ICU.IER1F 0008 721Fh



Bit	Symbol	Bit Name	Description	R/W
b0	IEN0	Interrupt Request Enable 0	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b1	IEN1	Interrupt Request Enable 1		R/W
b2	IEN2	Interrupt Request Enable 2		R/W
b3	IEN3	Interrupt Request Enable 3		R/W
b4	IEN4	Interrupt Request Enable 4		R/W
b5	IEN5	Interrupt Request Enable 5		R/W
b6	IEN6	Interrupt Request Enable 6		R/W
b7	IEN7	Interrupt Request Enable 7		R/W

Note: When the interrupt source of the interrupt vector number is reserved, set the corresponding bit to 0. The read value is 0.

The IERm register enables or disables output of the interrupt request to the interrupt request destination.

IENj Bit (Interrupt Request Enable j) (j = 0 to 7)

When the IENj bit is 1, an interrupt request is output to the destination. When the IENj bit is 0, an interrupt request is not output to the destination.

The IRn.IR flag (n = 016 to 255) is not affected by the IENj bit setting. Even when the IENj bit is 0, the IR flag changes according to the conditions described in section 14.2.1, Interrupt Request Register n (IRn) (n = 016 to 255).

The IERm.IENj bit is provided for each interrupt vector number.

Refer to Table 14.4, Interrupt Vector Table for the correspondence between interrupt sources and the IERm.IENj bit.

Note that m and j can be calculated by the following formula:


$m = \text{quotient when } n \text{ divided by } 8$

$j = \text{remainder when } n \text{ divided by } 8$

Refer to section 14.7.3.1, Interrupt Request Destination Setting Procedure for the procedure to set the IERm.IENj bit to select the interrupt request destination.

14.2.3 Interrupt Source Priority Register r (IPRr) (r = 000 to 255)

Address(es): ICU.IPR000 0008 7300h to ICU.IPR255 0008 73FFh



Bit	Symbol	Bit Name	Description	R/W																																																			
b3 to b0	IPR[3:0]	Interrupt Priority Level Select	<table style="border: none; width: 100%;"> <tr> <td style="width: 10%; text-align: right;">b3</td> <td style="width: 10%; text-align: right;">b0</td> <td></td> </tr> <tr> <td>0 0 0</td> <td>0</td> <td>Level 0 (interrupt disabled) *1</td> </tr> <tr> <td>0 0 0</td> <td>1</td> <td>Level 1</td> </tr> <tr> <td>0 0 1</td> <td>0</td> <td>Level 2</td> </tr> <tr> <td>0 0 1</td> <td>1</td> <td>Level 3</td> </tr> <tr> <td>0 1 0</td> <td>0</td> <td>Level 4</td> </tr> <tr> <td>0 1 0</td> <td>1</td> <td>Level 5</td> </tr> <tr> <td>0 1 1</td> <td>0</td> <td>Level 6</td> </tr> <tr> <td>0 1 1</td> <td>1</td> <td>Level 7</td> </tr> <tr> <td>1 0 0</td> <td>0</td> <td>Level 8</td> </tr> <tr> <td>1 0 0</td> <td>1</td> <td>Level 9</td> </tr> <tr> <td>1 0 1</td> <td>0</td> <td>Level 10</td> </tr> <tr> <td>1 0 1</td> <td>1</td> <td>Level 11</td> </tr> <tr> <td>1 1 0</td> <td>0</td> <td>Level 12</td> </tr> <tr> <td>1 1 0</td> <td>1</td> <td>Level 13</td> </tr> <tr> <td>1 1 1</td> <td>0</td> <td>Level 14</td> </tr> <tr> <td>1 1 1</td> <td>1</td> <td>Level 15 (highest)</td> </tr> </table>	b3	b0		0 0 0	0	Level 0 (interrupt disabled) *1	0 0 0	1	Level 1	0 0 1	0	Level 2	0 0 1	1	Level 3	0 1 0	0	Level 4	0 1 0	1	Level 5	0 1 1	0	Level 6	0 1 1	1	Level 7	1 0 0	0	Level 8	1 0 0	1	Level 9	1 0 1	0	Level 10	1 0 1	1	Level 11	1 1 0	0	Level 12	1 1 0	1	Level 13	1 1 1	0	Level 14	1 1 1	1	Level 15 (highest)	R/W
b3	b0																																																						
0 0 0	0	Level 0 (interrupt disabled) *1																																																					
0 0 0	1	Level 1																																																					
0 0 1	0	Level 2																																																					
0 0 1	1	Level 3																																																					
0 1 0	0	Level 4																																																					
0 1 0	1	Level 5																																																					
0 1 1	0	Level 6																																																					
0 1 1	1	Level 7																																																					
1 0 0	0	Level 8																																																					
1 0 0	1	Level 9																																																					
1 0 1	0	Level 10																																																					
1 0 1	1	Level 11																																																					
1 1 0	0	Level 12																																																					
1 1 0	1	Level 13																																																					
1 1 1	0	Level 14																																																					
1 1 1	1	Level 15 (highest)																																																					
b7 to b4	—	Reserved	The read value is 0. The write value should be 0.	R/W																																																			

Note 1. For an interrupt source of a fast interrupt, even when the IPR[3:0] bits are set to level 0, the priority level is level 15.

The IPRr register sets the interrupt priority level of an interrupt source that is assigned to the corresponding interrupt vector number.

IPR[3:0] Bits (Interrupt Priority Level Select)

The IPR[3:0] bits select the interrupt priority level of the corresponding interrupt source.

The priority level selected by the IPR[3:0] bits is used for only determining the priority level of interrupt requests to the CPU. It does not affect transfer requests to the DTC and DMAC.

The CPU accepts only interrupt requests that have the higher priority level than the processor interrupt priority level indicated by the PSW.IPL[3:0] bits.

When multiple interrupt requests are concurrently generated, the priority levels selected by the corresponding IPR[3:0] bits are compared. When multiple interrupt requests that have the same priority level are concurrently generated, the interrupt request that has the smallest interrupt vector number has priority.


Write to this register while the corresponding IERm.IENj bit is 0 (interrupt request is disabled) (m = 02h to 1Fh; j = 0 to 7).

Refer to Table 14.4, Interrupt Vector Table for the correspondence between interrupt vectors and the IPRr register.

Note that r matches the vector number when the interrupt vector number is 32 or greater.

14.2.4 Fast Interrupt Set Register (FIR)

Address(es): ICU.FIR 0008 72F0h



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	FVCT[7:0]	Fast Interrupt Vector Number	Set the vector number of an interrupt source that is assigned to a fast interrupt.	R/W
b14 to b8	—	Reserved	The read value is 0. The write value should be 0.	R/W
b15	FIEN	Fast Interrupt Enable	0: Fast interrupt is disabled 1: Fast interrupt is enabled	R/W

The FIR register sets an interrupt source that is handled as the fast interrupt.

The fast interrupt is enabled only when the destination is the CPU. When the destination is the DTC or DMAC, the DTC or DMA transfer request is not affected by setting the interrupt vector number as the fast interrupt.

Write to this register while the corresponding IERm.IENj bit is 0 (m = 02h to 1Fh; j = 0 to 7).

Refer to section 14.9, Fast interrupt for details on the fast interrupt.

FVCT[7:0] Bits (Fast Interrupt Vector Number)

The FVCT[7:0] bits set the interrupt vector number of an interrupt source for the fast interrupt.

Refer to Table 14.4, Interrupt Vector Table for interrupt vector numbers that can be set in the FVCT[7:0] bits. Do not set an interrupt vector number that is reserved.

FIEN Bit (Fast Interrupt Enable)


The FIEN bit enables the fast interrupt to be used.

When the FIEN bit is 1, the interrupt source that is assigned to the interrupt vector number set by the FVCT[7:0] bits is handled as the fast interrupt.

When an interrupt request of the interrupt vector number set by the FVCT[7:0] bits is generated to the CPU while the FIEN bit is 1, an interrupt request is output to the CPU as the fast interrupt regardless of the IPRr register setting (r = 000 to 255). Note that the IPRr register setting is required when using the fast interrupt to exit software standby mode. Refer to section 14.10.3, Exiting Software Standby Mode for details.

14.2.5 Software Interrupt Generation Register (SWINTR)

Address(es): ICU.SWINTR 0008 72E0h



Bit	Symbol	Bit Name	Description	R/W
b0	SWINT	Software Interrupt Generation	The read value is 0. When writing 1 to this bit, a software interrupt request is generated. Writing 0 to this bit has no effect.	R/W
b7 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W


The SWINTR register controls generation of a software interrupt request.

SWINT Bit (Software Interrupt Generation)

When the SWINT bit is set to 1, a software interrupt request (SWINT) is generated, and the IR027.IR flag becomes 1. A software interrupt request (SWINT) can be set as a DTC trigger, but it cannot be set as a DMAC trigger.

14.2.6 Software Interrupt 2 Generation Register (SWINT2R)

Address(es): ICU.SWINT2R 0008 72E1h



Bit	Symbol	Bit Name	Description	R/W
b0	SWINT2	Software Interrupt 2 Generation	The read value is 0. When writing 1 to this bit, a software interrupt request 2 is generated. Writing 0 to this bit has no effect.	R/W
b7 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W


The SWINT2R register controls generation of software interrupt request 2.

SWINT2 Bit (Software Interrupt 2 Generation)

When the SWINT2 bit is set to 1, software interrupt request 2 (SWINT2) is generated, and the IR026.IR flag becomes 1. Software interrupt request 2 (SWINT2) can be set as the DTC trigger, but it cannot be set as the DMAC trigger.

14.2.7 DTC Transfer Request Enable Register n (DTCERn) (n = 026 to 255)

Address(es): ICU.DTCER026 0008 711Ah to ICU.DTCER255 0008 71FFh



Bit	Symbol	Bit Name	Description	R/W
b0	DTCE	DTC Transfer Request Enable	0: The corresponding interrupt source is selected as an interrupt request to the CPU or as the DMAC trigger. 1: The corresponding interrupt source is selected as the DTC trigger.	R/W
b7 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W

The DTCERn register selects the interrupt source corresponding to interrupt vector number n as the DTC trigger. Do not set the same interrupt source for both the DTC trigger and DMAC trigger. Refer to Table 14.4, Interrupt Vector Table for the correspondence between interrupt sources and interrupt vector numbers and interrupt sources that can be used as the DTC trigger.

DTCE Bit (DTC Transfer Request Enable)

When the DTCE bit is set to 1, the corresponding interrupt source is selected as the DTC trigger.

This bit becomes 1 under the following condition:


- 1 is written to the DTCE bit

This bit becomes 0 under any of the following conditions:

- The specified number of transfers is completed (for the chain transfer, the number of transfers for the last chain transfer is completed)
- 0 is written to the DTCE bit

14.2.8 DMAC Trigger Select Register m (DMRSRm) (m = DMAC channel number)

Address(es): ICU.DMRSR0 0008 7400h, ICU.DMRSR1 0008 7404h, ICU.DMRSR2 0008 7408h, ICU.DMRSR3 0008 740Ch,
ICU.DMRSR4 0008 7410h, ICU.DMRSR5 0008 7414h, ICU.DMRSR6 0008 7418h, ICU.DMRSR7 0008 741Ch



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	—	These bits set the interrupt vector number of the interrupt source as the DMAC trigger.	R/W

The DMRSRm register sets an interrupt source as the DMACm trigger.

Do not set the same vector number for multiple DMRSRm registers. Do not set the same interrupt source for both the DTC trigger and DMAC trigger. Otherwise, the operation is not guaranteed.


Set the interrupt vector number of an interrupt source used as the DMAC trigger in the DMRSRm register. Do not set vector numbers of interrupt sources that cannot be used as the DMAC trigger.

Refer to Table 14.4, Interrupt Vector Table for interrupt vector numbers of interrupt sources.

Write the DMRSRm register while the DMACm.DMCNT.DTE bit is 0.

14.2.9 IRQ Control Register i (IRQCRi) (i = 0 to 15)

Address(es): ICU.IRQCR0 0008 7500h to ICU.IRQCR15 0008 750Fh



Bit	Symbol	Bit Name	Description	R/W
b1, b0	—	Reserved	The read value is 0. The write value should be 0.	R/W
b3, b2	IRQMD[1:0]	IRQ Detection Select	b3 b2 0 0: Low level 0 1: Falling edge 1 0: Rising edge 1 1: Rising and falling edges	R/W
b7 to b4	—	Reserved	The read value is 0. The write value should be 0.	R/W

The IRQCRi register selects the detection method for external pin interrupts.

Write to this register while the corresponding IERm.IENj bit is 0 (m = 02h to 1Fh; j = 0 to 7). After writing to this register, set the IRn.IR flag to 0, and then set the IENj bit to 1 (n = 016 to 255). Note that setting the IR flag to 0 is not required when changing the detection method to level detection.

IRQMD[1:0] Bits (IRQ Detection Select)

The IRQMD[1:0] bits set the detection method for the IRQi pin interrupt (i = 0 to 15).

Refer to section 14.7.4, Setting the External Pin Interrupt for the procedure to set the external pin interrupts.

14.2.10 IRQ Pin Digital Filter Enable Register 0 (IRQFLTE0)

Address(es): ICU.IRQFLTE0 0008 7520h

b7	b6	b5	b4	b3	b2	b1	b0
FLTEN 7	FLTEN 6	FLTEN 5	FLTEN 4	FLTEN 3	FLTEN 2	FLTEN 1	FLTEN 0

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	FLTEN0	IRQ0 Digital Filter Enable	0: Digital filter is disabled. 1: Digital filter is enabled.	R/W
b1	FLTEN1	IRQ1 Digital Filter Enable		R/W
b2	FLTEN2	IRQ2 Digital Filter Enable		R/W
b3	FLTEN3	IRQ3 Digital Filter Enable		R/W
b4	FLTEN4	IRQ4 Digital Filter Enable		R/W
b5	FLTEN5	IRQ5 Digital Filter Enable		R/W
b6	FLTEN6	IRQ6 Digital Filter Enable		R/W
b7	FLTEN7	IRQ7 Digital Filter Enable		R/W

The IRQFLTE0 register enables and disables digital filters for pins IRQ0 to IRQ7.

FLTEN_i Bits (IRQ_i Digital Filter Enable) (i = 0 to 7)

When the FLTEN_i bit is 1, the digital filter for the IRQ_i pin is enabled. When the FLTEN_i bit is 0, the digital filter for the IRQ_i pin is disabled.

The signal input to the IRQ_i pin is sampled at the sampling clock set by the IRQFLTC0.FCLKSEL_i[1:0] bits. When the sampled signal level does not match three times in a row, the input signal is removed.

Refer to section 14.7.6, Digital Filter for details on the digital filter.

14.2.11 IRQ Pin Digital Filter Enable Register 1 (IRQFLTE1)

Address(es): ICU.IRQFLTE1 0008 7521h

b7	b6	b5	b4	b3	b2	b1	b0
FLTEN 15	FLTEN 14	FLTEN 13	FLTEN 12	FLTEN 11	FLTEN 10	FLTEN 9	FLTEN 8

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	FLTEN8	IRQ8 Digital Filter Enable	0: Digital filter is disabled. 1: Digital filter is enabled.	R/W
b1	FLTEN9	IRQ9 Digital Filter Enable		R/W
b2	FLTEN10	IRQ10 Digital Filter Enable		R/W
b3	FLTEN11	IRQ11 Digital Filter Enable		R/W
b4	FLTEN12	IRQ12 Digital Filter Enable		R/W
b5	FLTEN13	IRQ13 Digital Filter Enable		R/W
b6	FLTEN14	IRQ14 Digital Filter Enable		R/W
b7	FLTEN15	IRQ15 Digital Filter Enable		R/W

The IRQFLTE1 register enables or disables digital filters for pins IRQ8 to IRQ15.

FLTEN_i Bit (IRQ_i Digital Filter Enable) (i = 8 to 15)


When the FLTEN_i bit is 1, the digital filter for the IRQ_i pin is enabled. When the FLTEN_i bit is 0, the digital filter for the IRQ_i pin is disabled.

The signal input to the IRQ_i pin is sampled at the sampling clock set by the IRQFLTC1.FCLKSELi[1:0] bits. When the sampled signal level does not match three times in a row, the input signal is removed.

Refer to section 14.7.6, Digital Filter for details on the digital filter.

14.2.12 IRQ Pin Digital Filter Setting Register 0 (IRQFLTC0)

Address(es): ICU.IRQFLTC0 0008 7528h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	FCLKSEL0[1:0]	IRQ0 Digital Filter Sampling Clock	0 0: PCLKB 0 1: PCLKB/8	R/W
b3, b2	FCLKSEL1[1:0]	IRQ1 Digital Filter Sampling Clock	1 0: PCLKB/32 1 1: PCLKB/64	R/W
b5, b4	FCLKSEL2[1:0]	IRQ2 Digital Filter Sampling Clock		R/W
b7, b6	FCLKSEL3[1:0]	IRQ3 Digital Filter Sampling Clock		R/W
b9, b8	FCLKSEL4[1:0]	IRQ4 Digital Filter Sampling Clock		R/W
b11, b10	FCLKSEL5[1:0]	IRQ5 Digital Filter Sampling Clock		R/W
b13, b12	FCLKSEL6[1:0]	IRQ6 Digital Filter Sampling Clock		R/W
b15, b14	FCLKSEL7[1:0]	IRQ7 Digital Filter Sampling Clock		R/W

The IRQFLTC0 register sets the sampling clock of the digital filter for pins IRQ0 to IRQ7.


FCLKSELi[1:0] Bits (IRQi Digital Filter Sampling Clock) (i = 0 to 7)

The FCLKSELi[1:0] bits set the sampling clock of the digital filter for the IRQi pin.

Refer to section 14.7.6, Digital Filter for details on the digital filter.

14.2.13 IRQ Pin Digital Filter Setting Register 1 (IRQFLTC1)

Address(es): ICU.IRQFLTC1 0008 752Ah



Bit	Symbol	Bit Name	Description	R/W
b1, b0	FCLKSEL8[1:0]	IRQ8 Digital Filter Sampling Clock	0 0: PCLKB 0 1: PCLKB/8	R/W
b3, b2	FCLKSEL9[1:0]	IRQ9 Digital Filter Sampling Clock	1 0: PCLKB/32 1 1: PCLKB/64	R/W
b5, b4	FCLKSEL10[1:0]	IRQ10 Digital Filter Sampling Clock		R/W
b7, b6	FCLKSEL11[1:0]	IRQ11 Digital Filter Sampling Clock		R/W
b9, b8	FCLKSEL12[1:0]	IRQ12 Digital Filter Sampling Clock		R/W
b11, b10	FCLKSEL13[1:0]	IRQ13 Digital Filter Sampling Clock		R/W
b13, b12	FCLKSEL14[1:0]	IRQ14 Digital Filter Sampling Clock		R/W
b15, b14	FCLKSEL15[1:0]	IRQ15 Digital Filter Sampling Clock		R/W

The IRQFLTC1 register sets the sampling clock of the digital filter for pins IRQ8 to IRQ15.

FCLKSELi[1:0] Bits (IRQi Digital Filter Sampling Clock) (i = 8 to 15)

The FCLKSELi[1:0] bits set the sampling clock of the digital filter for the IRQi pin.

Refer to section 14.7.6, Digital Filter for details on the digital filter.

14.2.14 Non-Maskable Interrupt Status Register (NMISR)

Address(es): ICU.NMISR 0008 7580h

b7	b6	b5	b4	b3	b2	b1	b0
—	RAMST	LVD2S T	LVD1S T	IWDTS T	WDTST	OSTST	NMIST
Value after reset: 0 0 0 0 0 0 0 0							

Bit	Symbol	Bit Name	Description	R/W
b0	NMIST	NMI Status Flag	0: NMI pin interrupt is not requested. 1: NMI pin interrupt is requested.	R
b1	OSTST	Oscillation Stop Detection Interrupt Status Flag	0: Oscillation stop detection interrupt is not requested. 1: Oscillation stop detection interrupt is requested.	R
b2	WDTST	WDT Underflow/Refresh Error Status Flag	0: WDT underflow/refresh error interrupt is not requested. 1: WDT underflow/refresh error interrupt is requested.	R
b3	IWDTS	IWDT Underflow/Refresh Error Status Flag	0: IWDT underflow/refresh error interrupt is not requested. 1: IWDT underflow/refresh error interrupt is requested.	R
b4	LVD1ST	Voltage Monitoring 1 Interrupt Status Flag	0: Voltage monitoring 1 interrupt is not requested. 1: Voltage monitoring 1 interrupt is requested.	R
b5	LVD2ST	Voltage Monitoring 2 Interrupt Status Flag	0: Voltage monitoring 2 interrupt is not requested. 1: Voltage monitoring 2 interrupt is requested.	R
b6	RAMST	RAM Error Interrupt Status Flag	0: RAM error interrupt is not requested. 1: RAM error interrupt is requested.	R
b7	—	Reserved	This bit is read as 0 and cannot be modified.	R

The NMISR register indicates whether a non-maskable interrupt request has occurred.

Each flag in the NMISR register is not affected by the setting of the corresponding bit in the NMICR register.

In the non-maskable interrupt handler, read the NMISR register to check if the other non-maskable interrupt has occurred. Confirm that all the status flags are 0 before exiting the interrupt handler.

NMIST Flag (NMI Status Flag)

The NMIST flag indicates whether an NMI pin interrupt request has been generated.

This flag is read-only. To set the NMIST flag to 0, set the NMICLR.NMICLR bit to 1.

This flag becomes 1 under the following condition:

- An edge set in the NMICR.NMIMD bit is input to the NMI pin

This flag becomes 0 under the following condition:

- 1 is written to the NMICLR.NMICLR bit

OSTST Flag (Oscillation Stop Detection Interrupt Status Flag)

The OSTST flag indicates whether an oscillation stop detection interrupt request has been generated.

The OSTST flag is read-only. To set the OSTST flag to 0, set the NMICLR.OSTCLR bit to 1.

This flag becomes 1 under the following condition:

- An oscillation stop detection interrupt occurs

This flag becomes 0 under the following condition:

- 1 is written to the NMICLR.OSTCLR bit

WDTST Flag (WDT Underflow/Refresh Error Status Flag)

The WDTST flag indicates whether a WDT underflow/refresh error interrupt request is generated.

The WDTST flag is read-only. To set the WDTST flag to 0, set the NMICLR.WDTCLR bit to 1.

This flag becomes 1 under the following condition:

- A WDT underflow/refresh error interrupt occurs while the WDTRCR.RSTIRQS bit is 0

This flag becomes 0 under the following condition:

- 1 is written to the NMICLR.WDTCLR bit

IWDTST Flag (IWDT Underflow/Refresh Error Status Flag)

The IWDTST flag indicates whether an IWDT underflow/refresh error interrupt request is generated.

The IWDTST flag is read-only. To set the IWDTST flag to 0, set the NMICLR.IWDTCLR bit to 1.

This flag becomes 1 under the following condition:

- An IWDT underflow/refresh error interrupt occurs while the IWDTRCR.RSTIRQS bit is 0

This flag becomes 0 under the following condition:

- 1 is written to the NMICLR.IWDTCLR bit

LVD1ST Flag (Voltage Monitoring 1 Interrupt Status Flag)

The LVD1ST flag indicates whether a voltage monitoring 1 interrupt request is generated.

The LVD1ST flag is read-only. To set the LVD1ST flag to 0, set the NMICLR.LVD1CLR bit to 1.

This flag becomes 1 under the following condition:

- A voltage monitoring 1 interrupt occurs while the LVD1CR1.LVD1IRQSEL bit is 0

This flag becomes 0 under the following condition:

- 1 is written to the NMICLR.LVD1CLR bit

LVD2ST Flag (Voltage Monitoring 2 Interrupt Status Flag)

The LVD2ST flag indicates whether a voltage monitoring 2 interrupt request is generated.

The LVD2ST flag is read-only. To set the LVD2ST flag to 0, set the NMICLR.LVD2CLR bit to 1.

This flag becomes 1 under the following condition:

- A voltage monitoring 2 interrupt occurs while the LVD2CR1.LVD2IRQSEL bit is 0

This flag becomes 0 under the following condition:

- 1 is written to the NMICLR.LVD2CLR bit

RAMST Flag (RAM Error Interrupt Status Flag)

The RAMST flag indicates whether a RAM error interrupt request is generated from the RAM (including the ECCRAM).

The RAMST flag is read-only. To set the RAMST flag to 0, clear all error status flags of the RAM. Refer to section 43.3.4, RAM Error Interrupt Function for details.

This flag becomes 1 under the following condition:

- A parity check error interrupt occurs (When the RAM.RAMSTS.RAMERR flag becomes 1)
- An ECC error interrupt occurs (When the RAM.ECCRAM1STS.ECC1ERR or RAM.ECCRAM2STS.ECC2ERR flag becomes 1)

This flag becomes 0 under the following condition:

- When all sources which set the RAMST flag to 1 are cleared.

14.2.15 Non-Maskable Interrupt Enable Register (NMIER)

Address(es): ICU.NMIER 0008 7581h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	RAMEN	LVD2EN	LVD1EN	IWDTE	WDTE	OSTEN	NMIEN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	NMIEN	NMI Pin Interrupt Enable	0: NMI pin interrupt is disabled. 1: NMI pin interrupt is enabled.	R/(W) *1
b1	OSTEN	Oscillation Stop Detection Interrupt Enable	0: Oscillation stop detection interrupt is disabled. 1: Oscillation stop detection interrupt is enabled.	R/(W) *1
b2	WDTEN	WDT Underflow/Refresh Error Enable	0: WDT underflow/refresh error interrupt is disabled. 1: WDT underflow/refresh error interrupt is enabled.	R/(W) *1
b3	IWDTEN	IWDT Underflow/Refresh Error Enable	0: IWDT underflow/refresh error interrupt is disabled. 1: IWDT underflow/refresh error interrupt is enabled.	R/(W) *1
b4	LVD1EN	Voltage Monitoring 1 Interrupt Enable	0: Voltage monitoring 1 interrupt is disabled. 1: Voltage monitoring 1 interrupt is enabled.	R/(W) *1
b5	LVD2EN	Voltage Monitoring 2 Interrupt Enable	0: Voltage monitoring 2 interrupt is disabled. 1: Voltage monitoring 2 interrupt is enabled.	R/(W) *1
b6	RAMEN	RAM Error Interrupt Enable	0: RAM error interrupt is disabled. 1: RAM error interrupt is enabled.	R/(W) *1
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Note 1. Once this bit is set to 1, it cannot be set to 0 by software.

The NMIER register enables and disables generation of non-maskable interrupt requests. When each bit is 1, the corresponding interrupt source is used as a non-maskable interrupt.

NMIEN Bit (NMI Pin Interrupt Enable)

The NMIEN bit enables and disables using the NMI pin interrupt.

OSTEN Bit (Oscillation Stop Detection Interrupt Enable)

The OSTEN bit enables and disables generation of a non-maskable interrupt by the oscillation stop detection interrupt. When the oscillation stop detection interrupt is used as a maskable interrupt, leave this bit set to 0.

WDTEN Bit (WDT Underflow/Refresh Error Enable)

The WDTE bit enables and disables generation of a non-maskable interrupt by the WDT underflow/refresh error interrupt.

When the WDT underflow/refresh error interrupt is used as a maskable interrupt, leave this bit set to 0.

IWDTEN Bit (IWDT Underflow/Refresh Error Enable)

The IWDTE bit enables and disables generation of a non-maskable interrupt by the IWDT underflow/refresh error interrupt.

When the IWDT underflow/refresh error interrupt is used as a maskable interrupt, leave this bit set to 0.

LVD1EN Bit (Voltage Monitoring 1 Interrupt Enable)

The LVD1EN bit enables and disables generation of a non-maskable interrupt by the voltage monitoring 1 interrupt.

When the voltage monitoring 1 interrupt is used as a maskable interrupt, leave this bit set to 0.

LVD2EN Bit (Voltage Monitoring 2 Interrupt Enable)

The LVD2EN bit enables and disables generation of a non-maskable interrupt by the voltage monitoring 2 interrupt. When the voltage monitoring 2 interrupt is used as a maskable interrupt, leave this bit set to 0.

RAMEN Bit (RAM Error Interrupt Enable)

The RAMEN bit enables and disables generation of a non-maskable interrupt by the RAM error interrupt. When the RAM error interrupt is used as a maskable interrupt, leave this bit set to 0.

14.2.16 Non-Maskable Interrupt Status Clear Register (NMICLR)

Address(es): ICU.NMICLR 0008 7582h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	LVD2CLR	LVD1CLR	IWDTCCLR	WDTCLR	OSTCLR	NMICLR
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	NMICLR	NMI Clear	The read value is 0. When 1 is written to this bit, the NMISR.NMIST flag becomes 0. Writing 0 to this bit has no effect.	R/(W)
b1	OSTCLR	OST Clear	The read value is 0. When 1 is written to this bit, the NMISR.OSTST flag becomes 0. Writing 0 to this bit has no effect.	R/(W)
b2	WDTCLR	WDT Clear	The read value is 0. When 1 is written to this bit, the NMISR.WDTST flag becomes 0. Writing 0 to this bit has no effect.	R/(W)
b3	IWDTCCLR	IWDT Clear	The read value is 0. When 1 is written to this bit, the NMISR.IWDTST flag becomes 0. Writing 0 to this bit has no effect.	R/(W)
b4	LVD1CLR	LVD1 Clear	The read value is 0. When 1 is written to this bit, the NMISR.LVD1ST flag becomes 0. Writing 0 to this bit has no effect.	R/(W)
b5	LVD2CLR	LVD2 Clear	The read value is 0. When 1 is written to this bit, the NMISR.LVD2ST flag becomes 0. Writing 0 to this bit has no effect.	R/(W)
b7-b6	—	Reserved	The read value is 0. The write value should be 0.	R/W

The NMICLR register clears each flag in the NMISR register.

When writing 1 to a bit in this register, the corresponding status flag becomes 0.

14.2.17 NMI Pin Interrupt Control Register (NMICR)

Address(es): ICU.NMICR 0008 7583h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	NMIMD	—	—	—
Value after reset:	0	0	0	0	0	0	0	0


Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	The read value is 0. The write value should be 0.	R/W
b3	NMIMD	NMI Detection Set	0: Falling edge 1: Rising edge	R/W
b7 to b4	—	Reserved	The read value is 0. The write value should be 0.	R/W

The NMICR register selects a detection method for the NMI pin interrupt.

Write to the NMICR register while the NMIER.NMIEN bit is 0.

14.2.18 NMI Pin Digital Filter Enable Register (NMIFLTE)

Address(es): ICU.NMIFLTE 0008 7590h



Bit	Symbol	Bit Name	Description	R/W
b0	NFLTEN	NMI Digital Filter Enable	0: Digital filter is disabled. 1: Digital filter is enabled.	R/W
b7 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W

The NMIFLTE register enables or disables the digital filter for the NMI pin.

NFLTEN Bit (NMI Digital Filter Enable)


When the NFLTEN bit is 1, the digital filter is enabled. When the NFLTEN bit is 0, the digital filter is disabled.

The signal input to the NMI pin is sampled at the sampling clock set by the NMIFLTC.NFCLKSEL[1:0] bits. When the sampled signal level does not match three times in a row, the input signal is removed.

Refer to section 14.7.6, Digital Filter for details on the digital filter.

14.2.19 NMI Pin Digital Filter Setting Register (NMIFLTC)

Address(es): ICU.NMIFLTC 0008 7594h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	NFCLKSEL[1:0]	NMI Digital Filter Sampling Clock	b1 b0 0 0: PCLKB 0 1: PCLKB/8 1 0: PCLKB/32 1 1: PCLKB/64	R/W
b7 to b2	—	Reserved	The read value is 0. The write value should be 0.	R/W

The NMIFLTC register sets the sampling clock of the digital filter for the NMI pin.

NFCLKSEL[1:0] Bits (NMI Digital Filter Sampling Clock)

The NFCLKSEL[1:0] bits select the sampling clock of the digital filter for the NMI pin.

Refer to section 14.7.6, Digital Filter for details on the digital filter.

14.2.20 Group BE0 Interrupt Request Register (GRPBE0), Group BL0/BL1 Interrupt Request Register (GRPBL0/GRPBL1), Group AL0 Interrupt Request Register (GRPAL0)

Address(es): ICU.GRPBE0 0008 7600h, ICU.GRPBL0 0008 7630h, ICU.GRPBL1 0008 7634h, ICU.GRPAL0 0008 7830h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	IS31	IS30	IS29	IS28	IS27	IS26	IS25	IS24	IS23	IS22	IS21	IS20	IS19	IS18	IS17	IS16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	IS15	IS14	IS13	IS12	IS11	IS10	IS9	IS8	IS7	IS6	IS5	IS4	IS3	IS2	IS1	IS0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	IS0	Interrupt Status Flag 0	0: Interrupt is not requested. 1: Interrupt is requested.	R
b1	IS1	Interrupt Status Flag 1		R
b2	IS2	Interrupt Status Flag 2		R
b3	IS3	Interrupt Status Flag 3		R
b4	IS4	Interrupt Status Flag 4		R
b5	IS5	Interrupt Status Flag 5		R
b6	IS6	Interrupt Status Flag 6		R
b7	IS7	Interrupt Status Flag 7		R
b8	IS8	Interrupt Status Flag 8		R
b9	IS9	Interrupt Status Flag 9		R
b10	IS10	Interrupt Status Flag 10		R
b11	IS11	Interrupt Status Flag 11		R
b12	IS12	Interrupt Status Flag 12		R
b13	IS13	Interrupt Status Flag 13		R
b14	IS14	Interrupt Status Flag 14		R
b15	IS15	Interrupt Status Flag 15		R
b16	IS16	Interrupt Status Flag 16		R
b17	IS17	Interrupt Status Flag 17		R
b18	IS18	Interrupt Status Flag 18		R
b19	IS19	Interrupt Status Flag 19		R
b20	IS20	Interrupt Status Flag 20		R
b21	IS21	Interrupt Status Flag 21		R
b22	IS22	Interrupt Status Flag 22		R
b23	IS23	Interrupt Status Flag 23		R
b24	IS24	Interrupt Status Flag 24		R
b25	IS25	Interrupt Status Flag 25		R
b26	IS26	Interrupt Status Flag 26		R
b27	IS27	Interrupt Status Flag 27		R
b28	IS28	Interrupt Status Flag 28		R
b29	IS29	Interrupt Status Flag 29		R
b30	IS30	Interrupt Status Flag 30		R
b31	IS31	Interrupt Status Flag 31		R

These registers indicate the status of each interrupt request of group interrupt sources.

The GRPBE0 register contains the statuses of interrupt sources that are detected by edge detection and use PCLKB as the operating clock.

Registers GRPBL0 and GRPBL1 contain the statuses of interrupt sources that are detected by level detection and use PCLKB as the operating clock.

The GRPAL0 register contains the statuses of interrupt sources that are detected by level detection and use PCLKA as the operating clock.

These registers are collectively referred to as the “group interrupt request register”.

Refer to section 14.4.4, Group Interrupts for details on group interrupts.

ISj Flag (Interrupt Status Flag j) (j = 0 to 31)

The ISj flag indicates the status of interrupt sources assigned to group interrupts.

The ISj flag becomes 1 only when the corresponding ENj bit in the group interrupt request enable register is 1. When any of the ISj flags becomes 1, the IRn.IR flag corresponding to the group interrupt becomes 1 (n = 016 to 255).

(1) Group BE0

This flag becomes 1 under the following condition:

- The GRPBE0.ISj flag becomes 1 when the corresponding peripheral module interrupt request is generated while the GENBE0.ENj bit is 1.

This flag becomes 0 under the following condition:

- The GRPBE0.ISj flag becomes 0 when the GCRBE0.CLRj bit is set to 1.

(2) Group BL0/BL1

This flag becomes 1 under the following condition:

- The GRPBL0/GRPBL1.ISj flag becomes 1 while the corresponding peripheral module interrupt request is generated when the GENBL0/GENBL1.ENj bit is 1.

This flag becomes 0 under any of the following conditions:

- The GRPBL0/GRPBL1.ISj flag becomes 0 when the corresponding peripheral module interrupt request is cleared.
- The GRPBL0/GRPBL1.ISj flag becomes 0 when the GENBL0/GENBL1.ENj bit is set to 0.

(3) Group AL0

This flag becomes 1 under the following condition:

- The GRPAL0.ISj flag becomes 1 while the corresponding peripheral module interrupt request is generated when the GENAL0.ENj bit is 1.

This flag becomes 0 under any of the following conditions:

- The GRPAL0.ISj flag becomes 0 when the corresponding peripheral module interrupt request is cleared.
- The GRPAL0.ISj flag becomes 0 when the GENAL0.ENj bit is set to 0.

14.2.21 Group BE0 Interrupt Request Enable Register (GENBE0), Group BL0/BL1 Interrupt Request Enable Register (GENBL0/GENBL1), Group AL0 Interrupt Request Enable Register (GENAL0)

Address(es): ICU.GENBE0 0008 7640h, ICU.GENBL0 0008 7670h, ICU.GENBL1 0008 7674h, ICU.GENAL0 0008 7870h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	EN31	EN30	EN29	EN28	EN27	EN26	EN25	EN24	EN23	EN22	EN21	EN20	EN19	EN18	EN17	EN16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	EN15	EN14	EN13	EN12	EN11	EN10	EN9	EN8	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	EN0	Interrupt Request Enable 0	0: Interrupt request is disabled.	R/W
b1	EN1	Interrupt Request Enable 1	1: Interrupt request is enabled.	R/W
b2	EN2	Interrupt Request Enable 2		R/W
b3	EN3	Interrupt Request Enable 3		R/W
b4	EN4	Interrupt Request Enable 4		R/W
b5	EN5	Interrupt Request Enable 5		R/W
b6	EN6	Interrupt Request Enable 6		R/W
b7	EN7	Interrupt Request Enable 7		R/W
b8	EN8	Interrupt Request Enable 8		R/W
b9	EN9	Interrupt Request Enable 9		R/W
b10	EN10	Interrupt Request Enable 10		R/W
b11	EN11	Interrupt Request Enable 11		R/W
b12	EN12	Interrupt Request Enable 12		R/W
b13	EN13	Interrupt Request Enable 13		R/W
b14	EN14	Interrupt Request Enable 14		R/W
b15	EN15	Interrupt Request Enable 15		R/W
b16	EN16	Interrupt Request Enable 16		R/W
b17	EN17	Interrupt Request Enable 17		R/W
b18	EN18	Interrupt Request Enable 18		R/W
b19	EN19	Interrupt Request Enable 19		R/W
b20	EN20	Interrupt Request Enable 20		R/W
b21	EN21	Interrupt Request Enable 21		R/W
b22	EN22	Interrupt Request Enable 22		R/W
b23	EN23	Interrupt Request Enable 23		R/W
b24	EN24	Interrupt Request Enable 24		R/W
b25	EN25	Interrupt Request Enable 25		R/W
b26	EN26	Interrupt Request Enable 26		R/W
b27	EN27	Interrupt Request Enable 27		R/W
b28	EN28	Interrupt Request Enable 28		R/W
b29	EN29	Interrupt Request Enable 29		R/W
b30	EN30	Interrupt Request Enable 30		R/W
b31	EN31	Interrupt Request Enable 31		R/W

Note: When a bit has no corresponding interrupt source (bit is reserved), set the bit to 0.

These registers select whether the IS_j flag in the group interrupt request register is set to 1 when each interrupt request for group interrupt sources is generated. These registers are collectively referred to as the “group interrupt request enable register”.

Registers GENBE0, GENBL0/GENBL1, and GENAL0 control the IS_j flag in registers GRPBE0, GRPBL0/GRPBL1, and GRPAL0, respectively.

Refer to section 14.4.4, Group Interrupts for details on group interrupts.

EN_j Bits (Interrupt Request Enable j) (j = 0 to 31)

The EN_j bits select whether the corresponding IS_j flag in the group interrupt request register is set to 1 when an interrupt request assigned to group interrupts is generated.

(1) Group BE0

When a peripheral module interrupt request is generated while the corresponding GENBE0.EN_j bit is 1, the GRPBE0.IS_j flag becomes 1. When the EN_j bit is 0, the IS_j flag does not become 1.

Even when the EN_j bit is set to 0, the IS_j flag does not change.

(2) Group BL0/BL1

When a peripheral module interrupt request is generated while the corresponding GENBL0/GENBL1.EN_j bit is 1, the GRPBL0/GRPBL1.IS_j flag becomes 1. When the EN_j bit is 0, the IS_j flag does not become 1.

When the EN_j bit is set to 0, the IS_j flag becomes 0.

(3) Group AL0

When a peripheral module interrupt request is generated while the corresponding GENAL0.EN_j bit is 1, the GRPAL0.IS_j flag becomes 1. When the EN_j bit is 0, the IS_j flag does not become 1.

When the EN_j bit is set to 0, the IS_j flag becomes 0.

14.2.22 Group BE0 Interrupt Clear Register (GCRBE0)

Address(es): ICU.GCRBE0 0008 7680h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	CLR31	CLR30	CLR29	CLR28	CLR27	CLR26	CLR25	CLR24	CLR23	CLR22	CLR21	CLR20	CLR19	CLR18	CLR17	CLR16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CLR15	CLR14	CLR13	CLR12	CLR11	CLR10	CLR9	CLR8	CLR7	CLR6	CLR5	CLR4	CLR3	CLR2	CLR1	CLR0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CLR0	Interrupt Source Clear 0	The read value is 0.	R/(W)
b1	CLR1	Interrupt Source Clear 1	When the CLRj bit is set to 1, the corresponding interrupt status flag (GRPBE0.ISj) becomes 0 (j = 0 to 31). Writing 0 has no effect.	R/(W)
b2	CLR2	Interrupt Source Clear 2		R/(W)
b3	CLR3	Interrupt Source Clear 3		R/(W)
b4	CLR4	Interrupt Source Clear 4		R/(W)
b5	CLR5	Interrupt Source Clear 5		R/(W)
b6	CLR6	Interrupt Source Clear 6		R/(W)
b7	CLR7	Interrupt Source Clear 7		R/(W)
b8	CLR8	Interrupt Source Clear 8		R/(W)
b9	CLR9	Interrupt Source Clear 9		R/(W)
b10	CLR10	Interrupt Source Clear 10		R/(W)
b11	CLR11	Interrupt Source Clear 11		R/(W)
b12	CLR12	Interrupt Source Clear 12		R/(W)
b13	CLR13	Interrupt Source Clear 13		R/(W)
b14	CLR14	Interrupt Source Clear 14		R/(W)
b15	CLR15	Interrupt Source Clear 15		R/(W)
b16	CLR16	Interrupt Source Clear 16		R/(W)
b17	CLR17	Interrupt Source Clear 17		R/(W)
b18	CLR18	Interrupt Source Clear 18		R/(W)
b19	CLR19	Interrupt Source Clear 19		R/(W)
b20	CLR20	Interrupt Source Clear 20		R/(W)
b21	CLR21	Interrupt Source Clear 21		R/(W)
b22	CLR22	Interrupt Source Clear 22		R/(W)
b23	CLR23	Interrupt Source Clear 23		R/(W)
b24	CLR24	Interrupt Source Clear 24		R/(W)
b25	CLR25	Interrupt Source Clear 25		R/(W)
b26	CLR26	Interrupt Source Clear 26		R/(W)
b27	CLR27	Interrupt Source Clear 27		R/(W)
b28	CLR28	Interrupt Source Clear 28		R/(W)
b29	CLR29	Interrupt Source Clear 29		R/(W)
b30	CLR30	Interrupt Source Clear 30		R/(W)
b31	CLR31	Interrupt Source Clear 31		R/(W)

Note: Write 1 to only the bit corresponding to the flag that is cleared, and write 0 to the other bits.

The GCRBE0 register clears the GRPBE0.ISj flag (j = 0 to 31).
Refer to section 14.4.4, Group Interrupts for details on group interrupts.

CLRj Bit (Interrupt Source Clear j) (j = 0 to 31)

When the GCRBE0.CLRj bit is set to 1, the GRPBE0.ISj flag becomes 0.

14.2.23 Software Configurable Interrupt A Request Register k (PIARk) (k = 0h to 12h)

Address(es): ICU.PIAR0 0008 7900h, ICU.PIAR1 0008 7901h, ICU.PIAR2 0008 7902h, ICU.PIAR3 0008 7903h, ICU.PIAR4 0008 7904h, ICU.PIAR5 0008 7905h, ICU.PIAR6 0008 7906h, ICU.PIAR7 0008 7907h, ICU.PIAR8 0008 7908h, ICU.PIAR9 0008 7909h, ICU.PIARA 0008 790Ah, ICU.PIARB 0008 790Bh, ICU.PIARC 0008 790Ch, ICU.PIARD 0008 790Dh, ICU.PIARE 0008 790Eh, ICU.PIARF 0008 790Fh, ICU.PIAR10 0008 7910h, ICU.PIAR11 0008 7911h, ICU.PIAR12 0008 7912h

b7	b6	b5	b4	b3	b2	b1	b0
PIR7	PIR6	PIR5	PIR4	PIR3	PIR2	PIR1	PIR0

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	PIR0	Software Configurable Interrupt A Status Flag 0	When reading 0: Interrupt is not requested. 1: Interrupt is requested.	R/W
b1	PIR1	Software Configurable Interrupt A Status Flag 1		R/W
b2	PIR2	Software Configurable Interrupt A Status Flag 2	When writing *1 0: Ignored. 1: The Software Configurable interrupt A status flag is cleared.	R/W
b3	PIR3	Software Configurable Interrupt A Status Flag 3		R/W
b4	PIR4	Software Configurable Interrupt A Status Flag 4		R/W
b5	PIR5	Software Configurable Interrupt A Status Flag 5		R/W
b6	PIR6	Software Configurable Interrupt A Status Flag 6		R/W
b7	PIR7	Software Configurable Interrupt A Status Flag 7		R/W

Note 1. Do not use bit manipulation instructions. If a bit manipulation instruction is used, multiple status flags may be cleared. Write 1 only to the flag to be cleared and write 0 to the other flags (write to this register in 8-bit units).

The PIARk register is used for polling interrupt requests of interrupt sources that is assigned to software configurable interrupt A by software. For an interrupt request of software configurable interrupt A set in the SLIARn register, use the corresponding IRn.IR flag for polling (n = 208 to 255).

Refer to Table 14.3, Interrupt Sources for Software Configurable Interrupt A for correspondence between interrupt source numbers and interrupt sources for software configurable interrupt A.

PIRj Flag (Software Configurable Interrupt A Status Flag j) (j = 0 to 7)

When an interrupt request of interrupt sources assigned to software configurable interrupt A is generated, the corresponding PIARk.PIRj flag becomes 1 regardless of whether the interrupt source is selected in the SLIARn register. Although the PIRj flag does not become 0 after the interrupt request is accepted by the destination (CPU, DTC, DMAC), generation of interrupt requests is not affected.

When using the PIRj flag for polling, set the PIRj flag to 0 by writing 1 to the flag in advance.

This flag becomes 1 under the following condition:


- An interrupt request is generated

This flag becomes 0 under the following condition:

- 1 is written to the PIARk.PIRj flag

14.2.24 Software Configurable Interrupt A Source Select Register n (SLIARn) (n = 208 to 255)

Address(es): ICU.SLIAR208 0008 79D0h to ICU.SLIAR255 0008 79FFh



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	—	00h: No interrupt source selected. 01h: Interrupt source number 1 : FEh: Interrupt source number 254 FFh: No interrupt source selected.	R/(W) *1

Note 1. Writing to these bits is ignored while the SLIPRCR.WPRC bit is set to 1.

The SLIARn register is used to assign interrupt vector numbers 208 to 255 to interrupt sources for software configurable interrupt A.

Table 14.3, Interrupt Sources for Software Configurable Interrupt A lists interrupt sources for software configurable interrupt A. Set the SLIARn register to an interrupt source number that is not reserved. When 00h or FFh are set, no interrupt source is assigned to interrupt vector number n.

Do not assign the same interrupt source to multiple SLIARn registers.

Some interrupt sources can be used to start the DTC or DMAC. Refer to Table 14.3, Interrupt Sources for Software Configurable Interrupt A for details on which sources can be used to start the DTC or DMAC.

Refer to section 14.7.7, Setting Software Configurable Interrupts for the procedure to set software configurable interrupts.

Table 14.3 Interrupt Sources for Software Configurable Interrupt A (1/4)

Interrupt Source No.	Category	Interrupt Request Source	Name	Start the DTC	Start the DMAC	Interrupt Status Flag	
0	—	None	No interrupt selected (initial value)	N/A	N/A	PIAR0.PIR0	
1	Edge	MTU0	TGIA0 (TGRA input capture/compare match)	✓	✓	PIAR0.PIR1	
2			TGIB0 (TGRB input capture/compare match)	✓	✓	PIAR0.PIR2	
3			TGIC0 (TGRC input capture/compare match)	✓	✓	PIAR0.PIR3	
4			TGID0 (TGRD input capture/compare match)	✓	✓	PIAR0.PIR4	
5			TCIV0 (TCNT overflow)	N/A	N/A	PIAR0.PIR5	
6			TGIE0 (TGRE compare match)	N/A	N/A	PIAR0.PIR6	
7			TGIF0 (TGRF compare match)	N/A	N/A	PIAR0.PIR7	
8			MTU1	TGIA1 (TGRA input capture/compare match)	✓	✓	PIAR1.PIR0
9		TGIB1 (TGRB input capture/compare match)		✓	✓	PIAR1.PIR1	
10		TCIV1 (TCNT overflow)		N/A	N/A	PIAR1.PIR2	
11		TCIU1 (TCNT underflow)		N/A	N/A	PIAR1.PIR3	
12		MTU2	TGIA2 (TGRA input capture/compare match)	✓	✓	PIAR1.PIR4	
13			TGIB2 (TGRB input capture/compare match)	✓	✓	PIAR1.PIR5	
14			TCIV2 (TCNT overflow)	N/A	N/A	PIAR1.PIR6	
15			TCIU2 (TCNT underflow)	N/A	N/A	PIAR1.PIR7	
16		MTU3	TGIA3 (TGRA input capture/compare match)	✓	✓	PIAR2.PIR0	
17			TGIB3 (TGRB input capture/compare match)	✓	✓	PIAR2.PIR1	
18			TGIC3 (TGRC input capture/compare match)	✓	✓	PIAR2.PIR2	
19			TGID3 (TGRD input capture/compare match)	✓	✓	PIAR2.PIR3	
20			TCIV3 (TCNT overflow)	N/A	N/A	PIAR2.PIR4	
21		MTU4	TGIA4 (TGRA input capture/compare match)	✓	✓	PIAR2.PIR5	
22			TGIB4 (TGRB input capture/compare match)	✓	✓	PIAR2.PIR6	
23			TGIC4 (TGRC input capture/compare match)	✓	✓	PIAR2.PIR7	
24			TGID4 (TGRD input capture/compare match)	✓	✓	PIAR3.PIR0	
25			TCIV4 (TCNT overflow/underflow (only for complementary PWM mode))	✓	✓	PIAR3.PIR1	
26		Reserved	—	—	N/A	N/A	PIAR3.PIR2
27		MTU5	TGIU5 (TGRU input capture/compare match)	✓	✓	PIAR3.PIR3	
28			TGIV5 (TGRV input capture/compare match)	✓	✓	PIAR3.PIR4	
29	TGIW5 (TGRW input capture/compare match)		✓	✓	PIAR3.PIR5		
30	MTU6	TGIA6 (TGRA input capture/compare match)	✓	✓	PIAR3.PIR6		
31		TGIB6 (TGRB input capture/compare match)	✓	✓	PIAR3.PIR7		
32		TGIC6 (TGRC input capture/compare match)	✓	✓	PIAR4.PIR0		
33		TGID6 (TGRD input capture/compare match)	✓	✓	PIAR4.PIR1		
34		TCIV6 (TCNT overflow)	N/A	N/A	PIAR4.PIR2		
35	MTU7	TGIA7 (TGRA input capture/compare match)	✓	✓	PIAR4.PIR3		
36		TGIB7 (TGRB input capture/compare match)	✓	✓	PIAR4.PIR4		
37		TGIC7 (TGRC input capture/compare match)	✓	✓	PIAR4.PIR5		
38		TGID7 (TGRD input capture/compare match)	✓	✓	PIAR4.PIR6		
39		TCIV7 (TCNT overflow/underflow (only for complementary PWM mode))	✓	✓	PIAR4.PIR7		
40 to 46	Reserved	—	—	N/A	N/A	—	

Table 14.3 Interrupt Sources for Software Configurable Interrupt A (2/4)

Interrupt Source No.	Category	Interrupt Request Source	Name	Start the DTC	Start the DMAC	Interrupt Status Flag		
47	Edge	MTU9	TGIA9 (TGRA input capture/compare match)	✓	✓	PIAR5.PIR7		
48			TGIB9 (TGRB input capture/compare match)	✓	✓	PIAR6.PIR0		
49			TGIC9 (TGRC input capture/compare match)	✓	✓	PIAR6.PIR1		
50			TGID9 (TGRD input capture/compare match)	✓	✓	PIAR6.PIR2		
51			TCIV9 (TCNT overflow)	N/A	N/A	PIAR6.PIR3		
52			TGIE9 (TGRE compare match)	N/A	N/A	PIAR6.PIR4		
53			TGIF9 (TGRF compare match)	N/A	N/A	PIAR6.PIR5		
54, 55			Reserved	—	N/A	N/A	—	
56	GPTW0	GPTW0	GTCIA0 (GTCCRA input capture/compare match)	✓	✓	PIAR7.PIR0		
57			GTCIB0 (GTCCRB input capture/compare match)	✓	✓	PIAR7.PIR1		
58			GTCIC0 (GTCCRC compare match)	✓	✓	PIAR7.PIR2		
59			GTCID0 (GTCCRD compare match)	✓	✓	PIAR7.PIR3		
60			GDTE0 (dead time error)	N/A	N/A	PIAR7.PIR4		
61			GTCIE0 (GTCCRE compare match)	✓	✓	PIAR7.PIR5		
62			GTCIF0 (GTCCRF compare match)	✓	✓	PIAR7.PIR6		
63			GTCIV0 (GTCNT overflow (GTPR compare match))	✓	✓	PIAR7.PIR7		
64			GTCIU0 (GTCNT underflow)	✓	✓	PIAR8.PIR0		
65			GPTW1	GPTW1	GTCIA1 (GTCCRA input capture/compare match)	✓	✓	PIAR8.PIR1
66					GTCIB1 (GTCCRB input capture/compare match)	✓	✓	PIAR8.PIR2
67					GTCIC1 (GTCCRC compare match)	✓	✓	PIAR8.PIR3
68	GTCID1 (GTCCRD compare match)	✓			✓	PIAR8.PIR4		
69	GDTE1 (dead time error)	N/A			N/A	PIAR8.PIR5		
70	GTCIE1 (GTCCRE compare match)	✓			✓	PIAR8.PIR6		
71	GTCIF1 (GTCCRF compare match)	✓			✓	PIAR8.PIR7		
72	GTCIV1 (GTCNT overflow (GTPR compare match))	✓			✓	PIAR9.PIR0		
73	GTCIU1 (GTCNT underflow)	✓			✓	PIAR9.PIR1		
74	GPTW2	GPTW2			GTCIA2 (GTCCRA input capture/compare match)	✓	✓	PIAR9.PIR2
75			GTCIB2 (GTCCRB input capture/compare match)	✓	✓	PIAR9.PIR3		
76			GTCIC2 (GTCCRC compare match)	✓	✓	PIAR9.PIR4		
77			GTCID2 (GTCCRD compare match)	✓	✓	PIAR9.PIR5		
78			GDTE2 (dead time error)	N/A	N/A	PIAR9.PIR6		
79			GTCIE2 (GTCCRE compare match)	✓	✓	PIAR9.PIR7		
80			GTCIF2 (GTCCRF compare match)	✓	✓	PIARA.PIR0		
81			GTCIV2 (GTCNT overflow (GTPR compare match))	✓	✓	PIARA.PIR1		
82			GTCIU2 (GTCNT underflow)	✓	✓	PIARA.PIR2		
83			GPTW3	GPTW3	GTCIA3 (GTCCRA input capture/compare match)	✓	✓	PIARA.PIR3
84	GTCIB3 (GTCCRB input capture/compare match)	✓			✓	PIARA.PIR4		
85	GTCIC3 (GTCCRC compare match)	✓			✓	PIARA.PIR5		
86	GTCID3 (GTCCRD compare match)	✓			✓	PIARA.PIR6		
87	GDTE3 (dead time error)	N/A			N/A	PIARA.PIR7		
88	GTCIE3 (GTCCRE compare match)	✓			✓	PIARB.PIR0		
89	GTCIF3 (GTCCRF compare match)	✓			✓	PIARB.PIR1		
90	GTCIV3 (GTCNT overflow (GTPR compare match))	✓			✓	PIARB.PIR2		
91	GTCIU3 (GTCNT underflow)	✓			✓	PIARB.PIR3		

Table 14.3 Interrupt Sources for Software Configurable Interrupt A (3/4)

Interrupt Source No.	Category	Interrupt Request Source	Name	Start the DTC	Start the DMAC	Interrupt Status Flag
92	Edge	GPTW4	GTCIA4 (GTCCRA input capture/compare match)	✓	✓	PIARB.PIR4
93			GTCIB4 (GTCCRB input capture/compare match)	✓	✓	PIARB.PIR5
94			GTCIC4 (GTCCRC compare match)	✓	✓	PIARB.PIR6
95			GTCID4 (GTCCRD compare match)	✓	✓	PIARB.PIR7
96			GDTE4 (dead time error)	N/A	N/A	PIARC.PIR0
97			GTCIE4 (GTCCRE compare match)	✓	✓	PIARC.PIR1
98			GTCIF4 (GTCCRF compare match)	✓	✓	PIARC.PIR2
99			GTCIV4 (GTCNT overflow (GTPR compare match))	✓	✓	PIARC.PIR3
100			GTCIU4 (GTCNT underflow)	✓	✓	PIARC.PIR4
101			GPTW5	GTCIA5 (GTCCRA input capture/compare match)	✓	✓
102		GTCIB5 (GTCCRB input capture/compare match)		✓	✓	PIARC.PIR6
103		GTCIC5 (GTCCRC compare match)		✓	✓	PIARC.PIR7
104		GTCID5 (GTCCRD compare match)		✓	✓	PIARD.PIR0
105		GDTE5 (dead time error)		N/A	N/A	PIARD.PIR1
106		GTCIE5 (GTCCRE compare match)		✓	✓	PIARD.PIR2
107		GTCIF5 (GTCCRF compare match)		✓	✓	PIARD.PIR3
108		GTCIV5 (GTCNT overflow (GTPR compare match))		✓	✓	PIARD.PIR4
109		GTCIU5 (GTCNT underflow)		✓	✓	PIARD.PIR5
110		GPTW6	GTCIA6 (GTCCRA input capture/compare match)	✓	✓	PIARD.PIR6
111			GTCIB6 (GTCCRB input capture/compare match)	✓	✓	PIARD.PIR7
112			GTCIC6 (GTCCRC compare match)	✓	✓	PIARE.PIR0
113			GTCID6 (GTCCRD compare match)	✓	✓	PIARE.PIR1
114			GDTE6 (dead time error)	N/A	N/A	PIARE.PIR2
115			GTCIE6 (GTCCRE compare match)	✓	✓	PIARE.PIR3
116			GTCIF6 (GTCCRF compare match)	✓	✓	PIARE.PIR4
117			GTCIV6 (GTCNT overflow (GTPR compare match))	✓	✓	PIARE.PIR5
118			GTCIU6 (GTCNT underflow)	✓	✓	PIARE.PIR6
119		GPTW7	GTCIA7 (GTCCRA input capture/compare match)	✓	✓	PIARE.PIR7
120	GTCIB7 (GTCCRB input capture/compare match)		✓	✓	PIARF.PIR0	
121	GTCIC7 (GTCCRC compare match)		✓	✓	PIARF.PIR1	
122	GTCID7 (GTCCRD compare match)		✓	✓	PIARF.PIR2	
123	GDTE7 (dead time error)		N/A	N/A	PIARF.PIR3	
124	GTCIE7 (GTCCRE compare match)		✓	✓	PIARF.PIR4	
125	GTCIF7 (GTCCRF compare match)		✓	✓	PIARF.PIR5	
126	GTCIV7 (GTCNT overflow (GTPR compare match))		✓	✓	PIARF.PIR6	
127	GTCIU7 (GTCNT underflow)		✓	✓	PIARF.PIR7	

Table 14.3 Interrupt Sources for Software Configurable Interrupt A (4/4)

Interrupt Source No.	Category	Interrupt Request Source	Name	Start the DTC	Start the DMAC	Interrupt Status Flag	
128	Edge	GPTW8	GTCIA8 (GTCCRA input capture/compare match)	✓	✓	PIAR10.PIR0	
129			GTCIB8 (GTCCRB input capture/compare match)	✓	✓	PIAR10.PIR1	
130			GTCIC8 (GTCCRC compare match)	✓	✓	PIAR10.PIR2	
131			GTCID8 (GTCCRD compare match)	✓	✓	PIAR10.PIR3	
132			GDTE8 (dead time error)	N/A	N/A	PIAR10.PIR4	
133			GTCIE8 (GTCCRE compare match)	✓	✓	PIAR10.PIR5	
134			GTCIF8 (GTCCRF compare match)	✓	✓	PIAR10.PIR6	
135			GTCIV8 (GTCNT overflow (GTPR compare match))	✓	✓	PIAR10.PIR7	
136			GTCIU8 (GTCNT underflow)	✓	✓	PIAR11.PIR0	
137			GPTW9	GTCIA9 (GTCCRA input capture/compare match)	✓	✓	PIAR11.PIR1
138		GTCIB9 (GTCCRB input capture/compare match)		✓	✓	PIAR11.PIR2	
139		GTCIC9 (GTCCRC compare match)		✓	✓	PIAR11.PIR3	
140		GTCID9 (GTCCRD compare match)		✓	✓	PIAR11.PIR4	
141		GDTE9 (dead time error)		N/A	N/A	PIAR11.PIR5	
142		GTCIE9 (GTCCRE compare match)		✓	✓	PIAR11.PIR6	
143		GTCIF9 (GTCCRF compare match)		✓	✓	PIAR11.PIR7	
144		GTCIV9 (GTCNT overflow (GTPR compare match))		✓	✓	PIAR12.PIR0	
145		GTCIU9 (GTCNT underflow)	✓	✓	PIAR12.PIR1		
146 to 254			Reserved	—	N/A	N/A	—
255		—	None	No interrupt selected	N/A	N/A	—

14.2.25 Software Configurable Interrupt Source Select Register Write Protect Register (SLIPRCR)

Address(es): ICU.SLIPRCR 0008 7A00h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	WPRC

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	WPRC	Software Configurable Interrupt Source Select Register Write Protect	0: Write enabled. 1: Write disabled.	R/(W) *1
b7 to b1	—	Reserved	The read value is 0. The write value should be 0.	R

Note 1. Once this bit is set to 1, it cannot be set to 0 by software.

The SLIPRCR register protects registers that control assignment of software configurable interrupts from being written to.

WPRC Bit (Software Configurable Interrupt Source Select Register Write Protect)

The WPRC bit disables writing to the SLIARn register.

Once this bit is set to 1, it cannot be set to 0 by software.

After assigning software configurable interrupts, confirm that the WPRC bit is 1 before the corresponding interrupt request is generated. Refer to section 14.7.7, Setting Software Configurable Interrupts for the procedure to set software configurable interrupts.

14.3 Vector Table

There are two types of exceptions detected by the ICU: maskable interrupts (hereinafter referred to as “interrupts”) and non-maskable interrupts.

When the CPU accepts an interrupt or non-maskable interrupt, it acquires a 4-byte vector address from the vector table.

14.3.1 Interrupt Vector Table

The vector table that is used for maskable interrupts is called the interrupt vector table.

The interrupt vector table is allocated to a 1024-byte area (4 bytes × 256 sources) beginning with the address set in the INTB register in the CPU. Set the INTB register before enabling interrupts. Set a multiple of 4 in the INTB register.

An unconditional trap is generated when the INT or BRK instruction is executed. Interrupt vectors for unconditional traps use the same area as the interrupt vector table. The BRK instruction is assigned to interrupt vector number 0. The INT instruction is assigned to the interrupt vector number corresponding to the value set as the operand (0 to 255).

Table 14.4 lists details of the interrupt vectors. Details of the headings in Table 14.4 are listed below.

Heading	Description
Interrupt request generated by	Name of the source that generates the interrupt request (module symbol)
Name	Name of the interrupt source (symbol)
Vector no.	Interrupt vector number
Vector address offset	Offset from the address set in the INTB register
Interrupt detection method	“Edge” indicates that the interrupt is detected by edge detection. “Level” indicates that the interrupt is detected by level detection.
CPU interrupt	Interrupt source indicated by “√” can be used as an interrupt source to the CPU.
Start the DTC	Interrupt source indicated by “√” can be used as the DTC trigger.
Start the DMAC	Interrupt source indicated by “√” can be used as the DMAC trigger.
Exit from SSBY	Interrupt source indicated by “√” can be used as a source to exit software standby mode.
Exit from ACS	Interrupt source indicated by “√” can be used as a source to exit all-module clock stop mode.
IER	Name of the bit in the IER register corresponding to the interrupt vector number
IPR	Name of the IPR register corresponding to the interrupt source
DTCER	Name of the DTCER register corresponding to the DTC trigger

Table 14.4 Interrupt Vector Table (1/6)

Interrupt Request is Generated By	Name	Vector No.	Vector Address Offset	Interrupt Detection Method	CPU Interrupt	Start the DTC	Start the DMAC	Exit from SSBY	Exit from ACS	IER	IPR	DTCER
—	For an unconditional trap	0	0000h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	1	0004h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	2	0008h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	3	000Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	4	0010h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	5	0014h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	6	0018h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	7	001Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	8	0020h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	9	0024h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	10	0028h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	11	002Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	12	0030h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	13	0034h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	14	0038h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	15	003Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
BSC	BUSERR	16	0040h	Level	✓	N/A	N/A	N/A	N/A	IER02.IEN0	IPR000	—
ICU*1	GROUPIE0	17	0044h	Level	✓	N/A	N/A	N/A	N/A	IER02.IEN1	IPR000	—
RAM	RAMERR*2	18	0048h	Level	✓	N/A	N/A	N/A	N/A	IER02.IEN2	IPR000	—
—	Reserved	19	004Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	20	0050h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
FCU	FIFERR	21	0054h	Level	✓	N/A	N/A	N/A	N/A	IER02.IEN5	IPR001	—
—	Reserved	22	0058h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
FCU	FRDYI	23	005Ch	Edge	✓	N/A	N/A	N/A	N/A	IER02.IEN7	IPR002	—
—	Reserved	24	0060h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	25	0064h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
ICU	SWINT2	26	0068h	Edge	✓	✓	N/A	N/A	N/A	IER03.IEN2	IPR003	DTCER026
	SWINT	27	006Ch	Edge	✓	✓	N/A	N/A	N/A	IER03.IEN3		DTCER027
CMT0	CMI0 (for OS)	28	0070h	Edge	✓	✓	✓	N/A	N/A	IER03.IEN4	IPR004	DTCER028
CMT1	CMI1	29	0074h	Edge	✓	✓	✓	N/A	N/A	IER03.IEN5	IPR005	DTCER029
CMT2	CMI2	30	0078h	Edge	✓	✓	✓	N/A	N/A	IER03.IEN6	IPR006	DTCER030
CMT3	CMI3	31	007Ch	Edge	✓	✓	✓	N/A	N/A	IER03.IEN7	IPR007	DTCER031
—	Reserved	32	0080h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	33	0084h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
USB0	D0FIFO0	34	0088h	Edge	✓	✓	✓	N/A	N/A	IER04.IEN2	IPR034	DTCER034
	D1FIFO0	35	008Ch	Edge	✓	✓	✓	N/A	N/A	IER04.IEN3	IPR035	DTCER035
—	Reserved	36	0090h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	37	0094h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
RSPI0	SPRI0	38	0098h	Edge	✓	✓	✓	N/A	N/A	IER04.IEN6	IPR038	DTCER038
	SPTI0	39	009Ch	Edge	✓	✓	✓	N/A	N/A	IER04.IEN7	IPR039	DTCER039
—	Reserved	40	00A0h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	41	00A4h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	42	00A8h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	43	00ACh	—	N/A	N/A	N/A	N/A	N/A	—	—	—

Table 14.4 Interrupt Vector Table (2/6)

Interrupt Request is Generated By	Name	Vector No.	Vector Address Offset	Interrupt Detection Method	CPU Interrupt	Start the DTC	Start the DMAC	Exit from SSBY	Exit from ACS	IER	IPR	DTCER
—	Reserved	44	00B0h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	45	00B4h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	46	00B8h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	47	00BCh	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	48	00C0h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	49	00C4h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	50	00C8h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	51	00CCh	—	N/A	N/A	N/A	N/A	N/A	—	—	—
RIIC0	RXI0	52	00D0h	Edge	✓	✓	✓	N/A	N/A	IER06.IEN4	IPR052	DTCER052
	TXI0	53	00D4h	Edge	✓	✓	✓	N/A	N/A	IER06.IEN5	IPR053	DTCER053
—	Reserved	54	00D8h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	55	00DCh	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	56	00E0h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	57	00E4h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	58	00E8h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	59	00ECh	—	N/A	N/A	N/A	N/A	N/A	—	—	—
SCI1	RXI1	60	00F0h	Edge	✓	✓	✓	N/A	N/A	IER07.IEN4	IPR060	DTCER060
	TXI1	61	00F4h	Edge	✓	✓	✓	N/A	N/A	IER07.IEN5	IPR061	DTCER061
—	Reserved	62	00F8h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	63	00FCh	—	N/A	N/A	N/A	N/A	N/A	—	—	—
ICU	IRQ0	64	0100h	Edge/Level	✓	✓	✓	✓	✓	IER08.IEN0	IPR064	DTCER064
	IRQ1	65	0104h	Edge/Level	✓	✓	✓	✓	✓	IER08.IEN1	IPR065	DTCER065
	IRQ2	66	0108h	Edge/Level	✓	✓	✓	✓	✓	IER08.IEN2	IPR066	DTCER066
	IRQ3	67	010Ch	Edge/Level	✓	✓	✓	✓	✓	IER08.IEN3	IPR067	DTCER067
	IRQ4	68	0110h	Edge/Level	✓	✓	✓	✓	✓	IER08.IEN4	IPR068	DTCER068
	IRQ5	69	0114h	Edge/Level	✓	✓	✓	✓	✓	IER08.IEN5	IPR069	DTCER069
	IRQ6	70	0118h	Edge/Level	✓	✓	✓	✓	✓	IER08.IEN6	IPR070	DTCER070
	IRQ7	71	011Ch	Edge/Level	✓	✓	✓	✓	✓	IER08.IEN7	IPR071	DTCER071
	IRQ8	72	0120h	Edge/Level	✓	✓	✓	✓	✓	IER09.IEN0	IPR072	DTCER072
	IRQ9	73	0124h	Edge/Level	✓	✓	✓	✓	✓	IER09.IEN1	IPR073	DTCER073
	IRQ10	74	0128h	Edge/Level	✓	✓	✓	✓	✓	IER09.IEN2	IPR074	DTCER074
	IRQ11	75	012Ch	Edge/Level	✓	✓	✓	✓	✓	IER09.IEN3	IPR075	DTCER075
	IRQ12	76	0130h	Edge/Level	✓	✓	✓	✓	✓	IER09.IEN4	IPR076	DTCER076
	IRQ13	77	0134h	Edge/Level	✓	✓	✓	✓	✓	IER09.IEN5	IPR077	DTCER077
	IRQ14	78	0138h	Edge/Level	✓	✓	✓	✓	✓	IER09.IEN6	IPR078	DTCER078
	IRQ15	79	013Ch	Edge/Level	✓	✓	✓	✓	✓	IER09.IEN7	IPR079	DTCER079

Table 14.4 Interrupt Vector Table (3/6)

Interrupt Request is Generated By	Name	Vector No.	Vector Address Offset	Interrupt Detection Method	CPU Interrupt	Start the DTC	Start the DMAC	Exit from SSBY	Exit from ACS	IER	IPR	DTCER
—	Reserved	80	0140h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	81	0144h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	82	0148h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	83	014Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
SCI5	RXI5	84	0150h	Edge	✓	✓	✓	N/A	N/A	IER0A.IEN4	IPR084	DTCER084
	TXI5	85	0154h	Edge	✓	✓	✓	N/A	N/A	IER0A.IEN5	IPR085	DTCER085
SCI6	RXI6	86	0158h	Edge	✓	✓	✓	N/A	N/A	IER0A.IEN6	IPR086	DTCER086
	TXI6	87	015Ch	Edge	✓	✓	✓	N/A	N/A	IER0A.IEN7	IPR087	DTCER087
LVD1	LVD1	88	0160h	Edge	✓	N/A	N/A	✓	✓	IER0B.IEN0	IPR088	—
LVD2	LVD2	89	0164h	Edge	✓	N/A	N/A	✓	✓	IER0B.IEN1	IPR089	—
USB0	USB0	90	0168h	Level	✓	N/A	N/A	✓	✓	IER0B.IEN2	IPR090	—
—	Reserved	91	016Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	92	0170h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	93	0174h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	94	0178h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
IWDT	IWUNI*2	95	017Ch	Edge	✓	N/A	N/A	✓	✓	IER0B.IEN7	IPR095	—
WDT	WUNI*2	96	0180h	Edge	✓	N/A	N/A	N/A	N/A	IER0C.IEN0	IPR096	—
—	Reserved	97	0184h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	98	0188h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	99	018Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
SCI8	RXI8	100	0190h	Edge	✓	✓	✓	N/A	N/A	IER0C.IEN4	IPR100	DTCER100
	TXI8	101	0194h	Edge	✓	✓	✓	N/A	N/A	IER0C.IEN5	IPR101	DTCER101
SCI9	RXI9	102	0198h	Edge	✓	✓	✓	N/A	N/A	IER0C.IEN6	IPR102	DTCER102
	TXI9	103	019Ch	Edge	✓	✓	✓	N/A	N/A	IER0C.IEN7	IPR103	DTCER103
—	Reserved	104	01A0h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	105	01A4h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
ICU*1	GROUPBE0	106	01A8h	Level	✓	N/A	N/A	N/A	N/A	IER0D.IEN2	IPR106	—
	GROUPBL2	107	01ACh	Level	✓	N/A	N/A	N/A	N/A	IER0D.IEN3	IPR107	—
	Reserved	108	01B0h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
	Reserved	109	01B4h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
	GROUPBL0	110	01B8h	Level	✓	N/A	N/A	N/A	N/A	IER0D.IEN6	IPR110	—
	GROUPBL1	111	01BCh	Level	✓	N/A	N/A	N/A	N/A	IER0D.IEN7	IPR111	—
	GROUPPAL0	112	01C0h	Level	✓	N/A	N/A	N/A	N/A	IER0E.IEN0	IPR112	—
	GROUPPAL1	113	01C4h	Level	✓	N/A	N/A	N/A	N/A	IER0E.IEN1	IPR113	—
SCI11	RXI11	114	01C8h	Edge	✓	✓	✓	N/A	N/A	IER0E.IEN2	IPR114	DTCER114
	TXI11	115	01CCh	Edge	✓	✓	✓	N/A	N/A	IER0E.IEN3	IPR115	DTCER115
SCI12	RXI12	116	01D0h	Edge	✓	✓	✓	N/A	N/A	IER0E.IEN4	IPR116	DTCER116
	TXI12	117	01D4h	Edge	✓	✓	✓	N/A	N/A	IER0E.IEN5	IPR117	DTCER117
—	Reserved	118	01D8h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	119	01DCh	—	N/A	N/A	N/A	N/A	N/A	—	—	—
DMAC	DMAC0I	120	01E0h	Edge	✓	✓	N/A	N/A	N/A	IER0F.IEN0	IPR120	DTCER120
	DMAC1I	121	01E4h	Edge	✓	✓	N/A	N/A	N/A	IER0F.IEN1	IPR121	DTCER121
	DMAC2I	122	01E8h	Edge	✓	✓	N/A	N/A	N/A	IER0F.IEN2	IPR122	DTCER122
	DMAC3I	123	01ECh	Edge	✓	✓	N/A	N/A	N/A	IER0F.IEN3	IPR123	DTCER123
	DMAC74I	124	01F0h	Level	✓	N/A	N/A	N/A	N/A	IER0F.IEN4	IPR124	—

Table 14.4 Interrupt Vector Table (4/6)

Interrupt Request is Generated By	Name	Vector No.	Vector Address Offset	Interrupt Detection Method	CPU Interrupt	Start the DTC	Start the DMAC	Exit from SSBY	Exit from ACS	IER	IPR	DTCER
OST	OSTDI*2	125	01F4h	Edge	✓	N/A	N/A	N/A	N/A	IER0F.IEN5	IPR125	—
—	Reserved	126	01F8h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	127	01FCh	—	N/A	N/A	N/A	N/A	N/A	—	—	—
S12AD	S12ADI	128	0200h	Edge	✓	✓	✓	N/A	N/A	IER10.IEN0	IPR128	DTCER128
	S12GBADI	129	0204h	Edge	✓	✓	✓	N/A	N/A	IER10.IEN1	IPR129	DTCER129
	S12GCADI	130	0208h	Edge	✓	✓	✓	N/A	N/A	IER10.IEN2	IPR130	DTCER130
—	Reserved	131	020Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
S12AD1	S12ADI1	132	0210h	Edge	✓	✓	✓	N/A	N/A	IER10.IEN4	IPR132	DTCER132
	S12GBADI1	133	0214h	Edge	✓	✓	✓	N/A	N/A	IER10.IEN5	IPR133	DTCER133
	S12GCADI1	134	0218h	Edge	✓	✓	✓	N/A	N/A	IER10.IEN6	IPR134	DTCER134
—	Reserved	135	021Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
S12AD2	S12ADI2	136	0220h	Edge	✓	✓	✓	N/A	N/A	IER11.IEN0	IPR136	DTCER136
	S12GBADI2	137	0224h	Edge	✓	✓	✓	N/A	N/A	IER11.IEN1	IPR137	DTCER137
	S12GCADI2	138	0228h	Edge	✓	✓	✓	N/A	N/A	IER11.IEN2	IPR138	DTCER138
—	Reserved	139	022Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	140	0230h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	141	0234h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	142	0238h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	143	023Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	144	0240h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	145	0244h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
TMR0	CMIA0	146	0248h	Edge	✓	✓	N/A	N/A	✓	IER12.IEN2	IPR146	DTCER146
	CMIB0	147	024Ch	Edge	✓	✓	N/A	N/A	✓	IER12.IEN3		DTCER147
	OVI0	148	0250h	Edge	✓	N/A	N/A	N/A	✓	IER12.IEN4		—
TMR1	CMIA1	149	0254h	Edge	✓	✓	N/A	N/A	✓	IER12.IEN5	IPR149	DTCER149
	CMIB1	150	0258h	Edge	✓	✓	N/A	N/A	✓	IER12.IEN6		DTCER150
	OVI1	151	025Ch	Edge	✓	N/A	N/A	N/A	✓	IER12.IEN7		—
TMR2	CMIA2	152	0260h	Edge	✓	✓	N/A	N/A	✓	IER13.IEN0	IPR152	DTCER152
	CMIB2	153	0264h	Edge	✓	✓	N/A	N/A	✓	IER13.IEN1		DTCER153
	OVI2	154	0268h	Edge	✓	N/A	N/A	N/A	✓	IER13.IEN2		—
TMR3	CMIA3	155	026Ch	Edge	✓	✓	N/A	N/A	✓	IER13.IEN3	IPR155	DTCER155
	CMIB3	156	0270h	Edge	✓	✓	N/A	N/A	✓	IER13.IEN4		DTCER156
	OVI3	157	0274h	Edge	✓	N/A	N/A	N/A	✓	IER13.IEN5		—
TMR4	CMIA4	158	0278h	Edge	✓	✓	N/A	N/A	N/A	IER13.IEN6	IPR158	DTCER158
	CMIB4	159	027Ch	Edge	✓	✓	N/A	N/A	N/A	IER13.IEN7		DTCER159
	OVI4	160	0280h	Edge	✓	N/A	N/A	N/A	N/A	IER14.IEN0		—
TMR5	CMIA5	161	0284h	Edge	✓	✓	N/A	N/A	N/A	IER14.IEN1	IPR161	DTCER161
	CMIB5	162	0288h	Edge	✓	✓	N/A	N/A	N/A	IER14.IEN2		DTCER162
	OVI5	163	028Ch	Edge	✓	N/A	N/A	N/A	N/A	IER14.IEN3		—
TMR6	CMIA6	164	0290h	Edge	✓	✓	N/A	N/A	N/A	IER14.IEN4	IPR164	DTCER164
	CMIB6	165	0294h	Edge	✓	✓	N/A	N/A	N/A	IER14.IEN5		DTCER165
	OVI6	166	0298h	Edge	✓	N/A	N/A	N/A	N/A	IER14.IEN6		—
TMR7	CMIA7	167	029Ch	Edge	✓	✓	N/A	N/A	N/A	IER14.IEN7	IPR167	DTCER167
	CMIB7	168	02A0h	Edge	✓	✓	N/A	N/A	N/A	IER15.IEN0		DTCER168
	OVI7	169	02A4h	Edge	✓	N/A	N/A	N/A	N/A	IER15.IEN1		—

Table 14.4 Interrupt Vector Table (5/6)

Interrupt Request is Generated By	Name	Vector No.	Vector Address Offset	Interrupt Detection Method	CPU Interrupt	Start the DTC	Start the DMAC	Exit from SSBY	Exit from ACS	IER	IPR	DTCER
CAN0	RXF0	170	02A8h	Edge	✓	N/A	N/A	N/A	N/A	IER15.IEN2	IPR170	—
	TXF0	171	02ACh	Edge	✓	N/A	N/A	N/A	N/A	IER15.IEN3		—
	RXM0	172	02B0h	Edge	✓	N/A	N/A	N/A	N/A	IER15.IEN4		—
	TXM0	173	02B4h	Edge	✓	N/A	N/A	N/A	N/A	IER15.IEN5		—
USB0	USB0	174	02B8h	Edge	✓	N/A	N/A	N/A	N/A	IER15.IEN6	IPR174	—
ELC	ELSR18I	175	02BCh	Edge	✓	✓	✓	N/A	N/A	IER15.IEN7	IPR175	DTCER175
	ELSR19I	176	02C0h	Edge	✓	✓	✓	N/A	N/A	IER16.IEN0	IPR176	DTCER176
TSIP	RD	177	02C4h	Edge	✓	✓	✓	N/A	N/A	IER16.IEN1	IPR177	DTCER177
	WR	178	02C8h	Edge	✓	✓	✓	N/A	N/A	IER16.IEN2		DTCER178
	ERR	179	02CCh	Edge	✓	N/A	N/A	N/A	N/A	IER16.IEN3	IPR179	—
CMPC0	CMPC0	180	02D0h	Edge	✓	✓	✓	N/A	N/A	IER16.IEN4	IPR180	DTCER180
CMPC1	CMPC1	181	02D4h	Edge	✓	✓	✓	N/A	N/A	IER16.IEN5	IPR181	DTCER181
CMPC2	CMPC2	182	02D8h	Edge	✓	✓	✓	N/A	N/A	IER16.IEN6	IPR182	DTCER182
CMPC3	CMPC3	183	02DCh	Edge	✓	✓	✓	N/A	N/A	IER16.IEN7	IPR183	DTCER183
CMPC4	CMPC4	184	02E0h	Edge	✓	✓	✓	N/A	N/A	IER17.IEN0	IPR184	DTCER184
CMPC5	CMPC5	185	02E4h	Edge	✓	✓	✓	N/A	N/A	IER17.IEN1	IPR185	DTCER185
—	Reserved	186	02E8h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	187	02ECh	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	188	02F0h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	189	02F4h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	190	02F8h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	191	02FCh	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	192	0300h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	193	0304h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	194	0308h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	195	030Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	196	0310h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	197	0314h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	198	0318h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	199	031Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	200	0320h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	201	0324h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	202	0328h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	203	032Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	204	0330h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	205	0334h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	206	0338h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	207	033Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
PERIA (software configurable interrupt A *3)	INTA208	208	0340h	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN0	IPR208	DTCER208
	INTA209	209	0344h	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN1	IPR209	DTCER209
	INTA210	210	0348h	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN2	IPR210	DTCER210
	INTA211	211	034Ch	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN3	IPR211	DTCER211
	INTA212	212	0350h	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN4	IPR212	DTCER212
	INTA213	213	0354h	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN5	IPR213	DTCER213
	INTA214	214	0358h	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN6	IPR214	DTCER214

Table 14.4 Interrupt Vector Table (6/6)

Interrupt Request is Generated By	Name	Vector No.	Vector Address Offset	Interrupt Detection Method	CPU Interrupt	Start the DTC	Start the DMAC	Exit from SSBY	Exit from ACS	IER	IPR	DTCER
PERIA (software configurable interrupt A *3)	INTA215	215	035Ch	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN7	IPR215	DTCER215
	INTA216	216	0360h	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN0	IPR216	DTCER216
	INTA217	217	0364h	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN1	IPR217	DTCER217
	INTA218	218	0368h	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN2	IPR218	DTCER218
	INTA219	219	036Ch	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN3	IPR219	DTCER219
	INTA220	220	0370h	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN4	IPR220	DTCER220
	INTA221	221	0374h	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN5	IPR221	DTCER221
	INTA222	222	0378h	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN6	IPR222	DTCER222
	INTA223	223	037Ch	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN7	IPR223	DTCER223
	INTA224	224	0380h	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN0	IPR224	DTCER224
	INTA225	225	0384h	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN1	IPR225	DTCER225
	INTA226	226	0388h	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN2	IPR226	DTCER226
	INTA227	227	038Ch	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN3	IPR227	DTCER227
	INTA228	228	0390h	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN4	IPR228	DTCER228
	INTA229	229	0394h	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN5	IPR229	DTCER229
	INTA230	230	0398h	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN6	IPR230	DTCER230
	INTA231	231	039Ch	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN7	IPR231	DTCER231
	INTA232	232	03A0h	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN0	IPR232	DTCER232
	INTA233	233	03A4h	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN1	IPR233	DTCER233
	INTA234	234	03A8h	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN2	IPR234	DTCER234
	INTA235	235	03ACh	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN3	IPR235	DTCER235
	INTA236	236	03B0h	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN4	IPR236	DTCER236
	INTA237	237	03B4h	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN5	IPR237	DTCER237
	INTA238	238	03B8h	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN6	IPR238	DTCER238
	INTA239	239	03BCh	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN7	IPR239	DTCER239
	INTA240	240	03C0h	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN0	IPR240	DTCER240
	INTA241	241	03C4h	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN1	IPR241	DTCER241
	INTA242	242	03C8h	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN2	IPR242	DTCER242
	INTA243	243	03CCh	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN3	IPR243	DTCER243
	INTA244	244	03D0h	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN4	IPR244	DTCER244
	INTA245	245	03D4h	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN5	IPR245	DTCER245
	INTA246	246	03D8h	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN6	IPR246	DTCER246
INTA247	247	03DCh	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN7	IPR247	DTCER247	
INTA248	248	03E0h	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN0	IPR248	DTCER248	
INTA249	249	03E4h	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN1	IPR249	DTCER249	
INTA250	250	03E8h	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN2	IPR250	DTCER250	
INTA251	251	03ECh	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN3	IPR251	DTCER251	
INTA252	252	03F0h	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN4	IPR252	DTCER252	
INTA253	253	03F4h	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN5	IPR253	DTCER253	
INTA254	254	03F8h	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN6	IPR254	DTCER254	
INTA255	255	03FCh	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN7	IPR255	DTCER255	

Note: This table lists the interrupt vectors for the maximum specification. The interrupt vectors for individual products correspond to the functions listed in Table 1.2. For details, refer to Table 1.2, Comparison of Functions for Different Packages.

Note 1. For the group interrupt sources, refer to Table 14.6, Group Interrupt Requests.

Note 2. This is the case where the corresponding non-maskable interrupt enable bit is set to 0 (disabled).

Note 3. For the software configurable interrupt A sources, refer to Table 14.3, Interrupt Sources for Software Configurable Interrupt A.

Note that some interrupt sources cannot start the DTC or DMAC.

14.3.2 Fast Interrupt Vector Area

The interrupt set as the fast interrupt uses the FINTV register in the CPU. Set the FINTV register before enabling the fast interrupt.

14.3.3 Non-maskable Interrupt Vector Area

Non-maskable interrupts use the vector area in the exception vector table.

The exception vector table is allocated to the 128-byte area (4 bytes × 32 sources) beginning with the address set in the EXTB register in the CPU. Set the EXTB register before enabling non-maskable interrupts. Set a multiple of 4 in the EXTB register.

14.4 Types of Interrupts

Interrupts are divided into maskable interrupts and non-maskable interrupts. Maskable interrupts can be masked by the PSW.I bit or IPL[3:0] bits of the processor status word in the CPU. Non-maskable interrupts can be accepted by the CPU regardless of those bits. While interrupt sources assigned to vector numbers 0 to 207 are fixed, an interrupt source assigned to each vector number from 208 to 255 (software configurable interrupt) can be selected from multiple sources. Note that maskable interrupts are referred to as interrupts in this chapter.

Figure 14.2 shows types of interrupts.




Figure 14.2 Types of Interrupts

14.4.1 Peripheral Interrupts

Peripheral interrupt is generated by peripherals. Peripheral interrupts sources assigned to vector numbers 0 to 207 cannot be assigned to the software configurable interrupts. Refer to section 14.4.5, Software Configurable Interrupts for details on software configurable interrupts.

14.4.2 Software Interrupts

When the SWINTR.SWINT bit and SWINT2R.SWINT2 bit are set to 1, the SWINT interrupt and SWINT2 interrupt occur, respectively.

14.4.3 External Pin Interrupt

An external pin interrupt is generated by signals input to the IRQi pin (i = 0 to 15). Refer to section 14.7.4, Setting the External Pin Interrupt for the procedure to set the external pin interrupt.

14.4.4 Group Interrupts

Multiple peripheral interrupt requests (up to 32 requests) are grouped together as one interrupt request. Interrupts are grouped depending on the peripheral operating clock (ICLK, PCLKB, or PCLKA) and method to detect interrupt requests (edge detection or level detection).

(1) Types of Group Interrupts

Table 14.5 lists types of group interrupts.

Table 14.5 Types of Group Interrupts

Interrupt Vector Number	Interrupt Name	Group Interrupt Source	
		Peripheral operating clock	Interrupt detection method
17	GROUPIE0	ICLK	Edge detection
106	GROUPBE0	PCLKB	
110	GROUPBL0		
111	GROUPBL1		
107	GROUPBL2		
112	GROUPAL0	PCLKA	Level detection
113	GROUPAL1		

(2) Configuration of Group Interrupts

When an interrupt request is generated while the corresponding EN_j bit in the group interrupt request enable register (GENIE0, GENBE0, GENBL0, GENBL1, GENBL2, GENAL0, GENAL1*1) is 1, the IS_j flag in the group interrupt request register (GRPIE0, GRPBE0, GRPBL0, GRPBL1, GRPBL2, GRPAL0, GRPAL1*1) becomes 1 (j = 0 to 31). Figure 14.3 shows the configuration of group interrupts.




Figure 14.3 Group Interrupt Configuration (n = 17, 106, 107, 110 to 113)

Note 1. There is no register in the group to which no interrupt source is assigned.

(3) Group Interrupt Sources

Table 14.6 lists peripheral interrupt sources that are assigned to group interrupts.

Table 14.6 Group Interrupt Requests (1/2)

Group	No.	Interrupt Request Source	Name	Interrupt Request Enable Bit	Interrupt Status Flag	Interrupt Source Clear Bit	Vector No. (IRn.IR)
IE0	0 to 31	Reserved	—	—	—	—	17
BE0	0	CAN0	ERS0 (error interrupt)	GENBE0.EN0	GRPBE0.IS0	GCRBE0.CLR0	106
	1 to 31	Reserved	—	—	—	—	
BL0	0, 1	Reserved	—	—	—	—	110
	2	SCI1	TEI1 (transmission end)	GENBL0.EN2	GRPBL0.IS2	—	
	3		ERI1 (receive error)	GENBL0.EN3	GRPBL0.IS3	—	
	4 to 9	Reserved	—	—	—	—	
	10	SCI5	TEI5 (transmission end)	GENBL0.EN10	GRPBL0.IS10	—	
	11		ERI5 (receive error)	GENBL0.EN11	GRPBL0.IS11	—	
	12	SCI6	TEI6 (transmission end)	GENBL0.EN12	GRPBL0.IS12	—	
	13		ERI6 (receive error)	GENBL0.EN13	GRPBL0.IS13	—	
	14, 15	Reserved	—	—	—	—	
	16	SCI12	TEI12 (transmission end)	GENBL0.EN16	GRPBL0.IS16	—	
	17		ERI12 (receive error)	GENBL0.EN17	GRPBL0.IS17	—	
	18		SCIX0 (Break Field Low width detection)	GENBL0.EN18	GRPBL0.IS18	—	
	19		SCIX1 (Control Field 0 match) (Control Field 1 match) (priority interrupt bit detection)	GENBL0.EN19	GRPBL0.IS19	—	
	20		SCIX2 (bus collision detection)	GENBL0.EN20	GRPBL0.IS20	—	
	21	SCIX3 (valid edge detection)	GENBL0.EN21	GRPBL0.IS21	—		
	22 to 25	Reserved	—	—	—	—	
	26	CAC	FERRI (frequency error)	GENBL0.EN26	GRPBL0.IS26	—	
	27		MENDI (measurement end)	GENBL0.EN27	GRPBL0.IS27	—	
	28		OVFI (overflow interrupt)	GENBL0.EN28	GRPBL0.IS28	—	
	29	DOC	DOPCI (data operation circuit interrupt)	GENBL0.EN29	GRPBL0.IS29	—	
30, 31	Reserved	—	—	—	—		

Table 14.6 Group Interrupt Requests (2/2)

Group	No.	Interrupt Request Source	Name	Interrupt Request Enable Bit	Interrupt Status Flag	Interrupt Source Clear Bit	Vector No. (IRn.IR)		
BL1	0	POEG	POEGGAI (group A interrupt)	GENBL1.EN0	GRPBL1.IS0	—	111		
	1		POEGGBI (group B interrupt)	GENBL1.EN1	GRPBL1.IS1	—			
	2		POEGGCI (group C interrupt)	GENBL1.EN2	GRPBL1.IS2	—			
	3		POEGGDI (group D interrupt)	GENBL1.EN3	GRPBL1.IS3	—			
	4 to 7	Reserved	—	—	—	—			
	8	POE	OEI5 (output enable interrupt 5)	GENBL1.EN8	GRPBL1.IS8	—			
	9		OEI1 (output enable interrupt 1)	GENBL1.EN9	GRPBL1.IS9	—			
	10		OEI2 (output enable interrupt 2)	GENBL1.EN10	GRPBL1.IS10	—			
	11		OEI3 (output enable interrupt 3)	GENBL1.EN11	GRPBL1.IS11	—			
	12		OEI4 (output enable interrupt 4)	GENBL1.EN12	GRPBL1.IS12	—			
	13	RIIC0	TEI0 (transmission end)	GENBL1.EN13	GRPBL1.IS13	—			
	14		EEI0 (communication error/ communication event)	GENBL1.EN14	GRPBL1.IS14	—			
	15 to 17	Reserved	—	—	—	—			
	18	S12AD2	S12CMPAI2 (compare interrupt)	GENBL1.EN18	GRPBL1.IS18	—			
	19		S12CMPBI2 (compare interrupt)	GENBL1.EN19	GRPBL1.IS19	—			
	20	S12AD	S12CMPAI (compare interrupt)	GENBL1.EN20	GRPBL1.IS20	—			
	21		S12CMPBI (compare interrupt)	GENBL1.EN21	GRPBL1.IS21	—			
	22	S12AD1	S12CMPAI1 (compare interrupt)	GENBL1.EN22	GRPBL1.IS22	—			
	23		S12CMPBI1 (compare interrupt)	GENBL1.EN23	GRPBL1.IS23	—			
	24	SCI8	TEI8 (transmission end)	GENBL1.EN24	GRPBL1.IS24	—			
	25		ERI8 (receive error)	GENBL1.EN25	GRPBL1.IS25	—			
	26	SCI9	TEI9 (transmission end)	GENBL1.EN26	GRPBL1.IS26	—			
	27		ERI9 (receive error)	GENBL1.EN27	GRPBL1.IS27	—			
	28 to 31	Reserved	—	—	—	—			
	BL2	0 to 31	Reserved	—	—	—		—	107
	AL0	0 to 11	Reserved	—	—	—		—	112
		12	SCI11	TEI11 (transmission end)	GENAL0.EN12	GRPAL0.IS12		—	
		13		ERI11 (receive error)	GENAL0.EN13	GRPAL0.IS13		—	
14, 15		Reserved	—	—	—	—			
16		RSPI0	SPII0 (idle interrupt)	GENAL0.EN16	GRPAL0.IS16	—			
17			SPEI0 (error interrupt)	GENAL0.EN17	GRPAL0.IS17	—			
18 to 31		Reserved	—	—	—	—			
AL1	0 to 31	Reserved	—	—	—	—	113		

14.4.5 Software Configurable Interrupts

An interrupt source assigned to each interrupt vector number from 208 to 255 can be selected from multiple sources. Figure 14.4 shows the software configurable interrupt configuration.




Figure 14.4 Software Configurable Interrupt Configuration

14.4.5.1 Software Configurable Interrupt A

Interrupt sources of peripherals that operates in synchronization with PCLKA can be assigned to interrupt number from 208 to 255. The abbreviation for software configurable interrupt A is PERIA. Interrupt names are indicated by INTA208 to INTA255.

Refer to Table 14.3, Interrupt Sources for Software Configurable Interrupt A for interrupt sources that can be assigned for software configurable interrupt A.

14.4.6 Non-Maskable Interrupts

Non-maskable interrupts include the NMI pin interrupt, oscillation stop detection interrupt, WDT underflow/refresh error interrupt, IWDT underflow/refresh error interrupt, voltage monitoring 1 interrupt, voltage monitoring 2 interrupt, and RAM error interrupt.

Non-maskable interrupts have the highest priority in all interrupts, including the fast interrupt, so are accepted regardless of the settings of the PSW.I bit (interrupt enable) and IPL[3:0] bits (processor interrupt priority level) in the CPU. The NMISR register can be used to confirm whether a non-maskable interrupt is generated.

Only the CPU can be selected as the interrupt request destination of non-maskable interrupt. The DTC and DMAC cannot be selected.

14.5 Interrupt Detection

Level detection or edge detection can be used for detecting an interrupt request.

For interrupt requests from the peripherals, edge detection or level detection is fixed for each interrupt source. For interrupt requests of the external pin interrupt, edge detection or level detection can be selected with the IRQCRi.IRQMD[1:0] bits (i = 0 to 15).

Refer to Table 14.4, Interrupt Vector Table for the method to detect each interrupt request.

For group interrupts, interrupt sources are grouped depending on the method to detect interrupt requests.

Interrupt requests by interrupt sources assigned to groups IE0 and BE0 are detected by edge detection. Interrupt requests by interrupt sources assigned to groups BL0, BL1, BL2, AL0, and AL1 are detected by level detection. Note that group interrupts (GROUPIE0, GROUPBE0, GROUPBL0, GROUPBL1, GROUPBL2, GROUPAL0, GROUPAL1) are detected by level detection.

Refer to section 14.4.4, Group Interrupts for group interrupts. Refer to section 14.5.3, Group Interrupts Using Edge Detection and section 14.5.4, Group Interrupts Using Level Detection for interrupt requests of group interrupts.

14.5.1 Edge Detection

Figure 14.5 shows the operation of the IRn.IR flag at edge detection (n = 023 to 255).

The IRn.IR flag becomes 1 when the rising edge of the interrupt request signal is detected. Then, the IRn.IR flag does not become 0 by disabling the interrupt request of the peripheral module. When the CPU accepts the interrupt request or the DTC/DMAC accepts the transfer request, the IRn.IR flag automatically becomes 0. It is not required to set the IRn.IR flag to 0 by software. Refer to Table 14.7, Operations When Starting the DTC/DMAC for details on clearing the IRn.IR flag by DTC/DMAC.

For the external pin interrupts of interrupt vector number 64 to 79 and interrupt sources of interrupt vector number 88 to 95, the timing when the IRn.IR flag becomes 1 after an interrupt signal occurs is different from the other interrupts. For the external pin interrupts, the timing is delayed for internal delay plus two cycles of PCLKB after a signal is input to the IRQ pin (i = 0 to 15). For interrupts of interrupt vector number 88 to 95, the timing is delayed for two cycles of PCLKB.




Figure 14.5 IRn.IR Flag Operation for Interrupts Detected by Edge Detection

(1) Detecting Consecutive Interrupt Request Signals

When interrupt request signals occur every cycle, the latter interrupt signal cannot be detected. To accept consecutive interrupt request signals, the interval of at least two cycles of the system clock or peripheral module clock, whichever is lower, is required between interrupt signals. Figure 14.6 shows the interval for accepting consecutive interrupt request signals.




Figure 14.6 Accepting Consecutive Interrupt Signals (when the system clock frequency is lower than the peripheral clock frequency)

When an interrupt request is generated again while the IRn.IR flag is 1, the interrupt request is ignored (n = 023 to 255). However, for transmit interrupt requests, receive interrupt requests, and buffer access interrupt requests of the SCI, RIIC, and RSPI, when an interrupt request occurs while the IRn.IR flag is 1, the interrupt request is retained in the module. After the IRn.IR flag becomes 0, the IRn.IR flag is set to 1 again by the retained request. Refer to the descriptions for interrupts in each chapter of peripheral modules for details.

Figure 14.7 shows the timing when the IRn.IR flag is set again.




Figure 14.7 Timing to Set the IRn.IR Flag Again

(2) Relation between the IRn.IR flag and Interrupt Request Enable Bits

After the IRn.IR flag becomes 1, the IRn.IR flag does not become 0 even when an interrupt request enable bit in the corresponding peripheral module is set to 0.




Figure 14.8 Relation Between Disabling the Interrupt Request and the IRn.IR Flag

14.5.2 Level Detection

Figure 14.9 shows operation of the interrupt request signal and the IRn.IR flag for level detection ($n = 016$ to 124). The IRn.IR flag is 1 while the interrupt request signal is 1. To set the IRn.IR flag to 0, set the corresponding interrupt request signal of the peripheral module to 0. Set the corresponding interrupt status flag of the peripheral module to 0 and wait for the time until the value is reflected in the IRn.IR flag before exiting the interrupt handler. Refer to (2) Notes on writing to I/O registers in section 5, I/O Registers for details on waiting for the reflection.




Figure 14.9 IRn.IR Flag Operation for Level Detection

Figure 14.10 shows an example of the procedure to handle interrupts for level detection.




Figure 14.10 Example of Level Detection Interrupt Handling Procedure (N indicates the number of status flags)

14.5.3 Group Interrupts Using Edge Detection

Groups IE0 and BE0 of group interrupts include interrupt sources that are detected by edge detection.

While the IR017.IR flag corresponding to the GROUPIE0 interrupt and the IR106.IR flag corresponding to the GROUPBE0 interrupt become 1 under the same conditions as edge detection, the IR017.IR and IR106.IR flags become 0 under the same conditions as level detection.

When the rising edge of an interrupt request signal is detected while the corresponding GENIE0/GENBE0.ENj bit is 1, both the GRPIE0/GRPBE0.ISj flag and IR017/IR106.IR flag become 1 (j = 0 to 31). Then, GRPIE0/GRPBE0.ISj flag and IR017/IR106.IR flag do not become 0 by disabling the interrupt request of the peripheral module or setting the GENIE0/GENBE0.ENj bit to 0.

When the GCRIE0/GCRBE0.CLRj bit is set to 1, the GRPIE0/GRPBE0.ISj flag becomes 0, and consequently the IR017/IR106.IR flag becomes 0.

Figure 14.11 and Figure 14.12 show operation examples of group interrupts using edge detection. Figure 14.13 shows an example of operation when interrupt requests are generated by multiple interrupt sources in the same group.

Note: • There is no register in the group to which no interrupt source is assigned.




Figure 14.11 Example of Interrupt Request for Group Interrupt Using Edge Detection (Group IE0)




Figure 14.12 Example of Interrupt Request for Group Interrupt Using Edge Detection (Group BE0)




Figure 14.13 Example of Operation When Multiple Edge Detection Interrupt Requests Are Generated in the Same Group (Group BE0)

Figure 14.14 and Figure 14.15 show examples of the procedure to handle group interrupts using edge detection.




Figure 14.14 Example of Procedure to Handle Group Interrupts Using Edge Detection (Group IE0)




Figure 14.15 Example of Procedure to Handle Group Interrupts Using Edge Detection (Group BE0)

14.5.4 Group Interrupts Using Level Detection

Groups BL0, BL1, BL2, AL0, and AL1 of group interrupts includes interrupt sources that are detected by level detection. The IR110.IR flag corresponding to the GROUPBL0 interrupt, the IR111.IR flag corresponding to the GROUPBL1 interrupt, the IR107.IR flag corresponding to the GROUPBL2 interrupt, the IR112.IR flag corresponding to the GROUPAL0 interrupt, and the IR113.IR flag corresponding to the GROUPAL1 interrupt change under the same conditions as level detection.

When an interrupt signal becomes 1 while the corresponding GENBL0/GENBL1/GENBL2/GENAL0/GENAL1.ENj bit is 1, the GRPBL0/GRPBL1/GRPBL2/GRPAL0/GRPAL1.ISj flag and the IRn.IR flag become 1 (j = 0 to 31). Then, the GRPBL0/GRPBL1/GRPBL2/GRPAL0/GRPAL1.ISj flag and IRn.IR flag becomes 0 when the corresponding interrupt request signal becomes 0. Also, when the GENBL0/GENBL1/GENBL2/GENAL0/GENAL1.ENj bit is set to 0, the corresponding GRPBL0/GRPBL1/GRPBL2/GRPAL0/GRPAL1.ISj flag and IRn.IR flag become 0.

Figure 14.16 shows an operation example of group interrupts using edge detection. Figure 14.17 shows an example of operation when interrupt requests are generated by multiple interrupt sources in the same group.

Note: • There is no register in the group to which no interrupt source is assigned.




Figure 14.16 Operation Example of Group Interrupt Using Level Detection (m = BL0, BL1, BL2, AL0, AL1)




Figure 14.17 Operation Example When Multiple Interrupt Requests are Generated in the Same Group (m = BL0, BL1, BL2, AL0, AL1)

Figure 14.18 shows the procedure to handle group interrupts for level detection.




Figure 14.18 Example of Group Interrupt Handling Procedure for Level Detection (m = BL0, BL1, BL2, AL0, AL1)

14.5.5 Software Configurable Interrupts

Interrupt sources and interrupt requests for software configurable interrupts are detected by edge detection.

Figure 14.19 shows an operation example of the interrupt request and interrupt status flag for software configurable interrupts.




Figure 14.19 Operation Example of the Interrupt Request and Interrupt Status Flag for Software Configurable Interrupts

14.6 Determining Priority of Interrupt Requests

The ICU determines the priority for each interrupt request destination. The priority for each interrupt request destination is determined as follows.

(1) Determining Priority when the CPU is the Interrupt Request Destination

A source selected for the fast interrupt has the highest priority. Next to the fast interrupt, the priority is determined by the $IPRr.IPR[3:0]$ bit value, and an interrupt source with a larger value has priority ($r = 000$ to 255). If multiple sources has the same $IPRr.IPR[3:0]$ bit value, the priority is determined by the interrupt vector number, and the source with the smaller number has priority.

(2) Determining Priority when the DTC is the Interrupt Request Destination

The $IPRr.IPR[3:0]$ bits have no effect ($r = 000$ to 255). The priority is determined by only the interrupt vector number, and an interrupt source with a smaller number has priority.

(3) Determining Priority when the DMAC is the Interrupt Request Destination

The $IPRr.IPR[3:0]$ bits have no effect. The priority is determined by the DMAC channel number. Refer to section 17, DMA Controller (DMAC_{Aa}) for details on the DMAC channel priority.

14.7 Interrupt Setting Procedure

14.7.1 Enabling Interrupt Requests

The following describes the procedure to enable interrupt requests.

- (1) Set the interrupt request enable bit of the peripheral modules to enable output of the interrupt request.
- (2) For group interrupts, set the corresponding ENj bit in the group interrupt request enable register to 1 to enable output of the interrupt request to the ISj flag in the group interrupt request register (j = 0 to 31).
- (3) Set the corresponding IERm.IENj bit to 1 to enable output of the interrupt request to the interrupt request destination (m = 02h to 1Fh; j = 0 to 7).

After the above procedure is completed, when a peripheral interrupt occurs, the IRn.IR flag corresponding to the interrupt source becomes 1 (n = 016 to 255).

For group interrupts, the ISj flag in the group interrupt request register becomes 1, the IRn.IR flag corresponding to the group becomes 1, and an interrupt request is output to the interrupt request destination.

When the IERm.IENj bit is 0, the interrupt request corresponding to the interrupt source is not output to the interrupt request destination.

14.7.2 Disabling Interrupt Requests

The following describes the procedure to disable interrupt requests.

- (1) Set the corresponding IERm.IENj bit to 0 (m = 02h to 1Fh; j = 0 to 7).
- (2) For group interrupts, set the corresponding ENj bit in the group interrupt request enable register to 0 to disable output of the interrupt request to the ISj flag in the group interrupt request register (j = 0 to 31).
- (3) Set the interrupt request enable bit of the peripheral modules to disable output of the interrupt request. Read the register that has been set to confirm that the value is reflected.
- (4) As needed, read the IRn.IR flag or set the IR flag to 0.*1
For group interrupts, confirm that the ISj flag in the group interrupt request register is 0 or set the ISj flag to 0.

Note 1. When disabling the transmit interrupt request, receive interrupt request, or buffer access interrupt requests of the SCI, RIIC, or RSPI, set the IRn.IR flag to 0 according to the above procedure. Refer to the description of interrupts in the corresponding section of peripheral modules for details.

14.7.3 Selecting Interrupt Request Destination

14.7.3.1 Interrupt Request Destination Setting Procedure

The destination of an interrupt request can be selected from the CPU, DTC, or DMAC for each interrupt source.

Destinations that can be selected differ depending on the interrupt source. Refer to Table 14.4, Interrupt Vector Table for details on the destinations. Do not select a destination that is not indicated as “✓” in Table 14.4.

When set the external pin interrupt as the DTC or DMAC trigger, set the IRQCRi.IRQMD[1:0] bits to select edge detection (i = 0 to 15).

The following describes the procedure to select a destination of an interrupt request.

(1) Setting Interrupt Sources as the DMAC trigger

Perform the following settings while the IERm.IENj bit is 0 of the interrupt source that is selected as the DMAC trigger (m = 02h to 1Fh; j = 0 to 7).

- (1) Set the interrupt vector number of the interrupt source used as the DMAC trigger in the DMRSRm register corresponding to the DMAC channel (m = DMAC channel number).*1
- (2) Set the DMTMD.DCTG[1:0] bits corresponding to the DMAC channel to 01b in order to select the peripheral interrupt or external pin interrupt as the DMAC trigger.
- (3) Set the DMCNT.DTE bit corresponding to the DMAC channel to 1.

After the above settings are completed, set the corresponding IERm.IENj bit to 1.

Also, set the DMAST.DMST bit to 1 before or after the above settings.

Refer to section 17.3.7, Activating the DMAC in section 17, DMA Controller (DMACa) for the procedure to set the DMAC.

(2) Setting Interrupt Sources as the DTC trigger

Perform the following setting while the IERm.IENj bit of the interrupt source that is selected as the DTC trigger is 0.

- (1) Set the DTCERn.DTCE bit corresponding to the interrupt vector number n used for the DTC trigger to 1 (n = 026 to 255).*1

After the above setting is completed, set the IERm.IENj bit to 1.

Also set the DTCST.DTCST bit to 1 before or after the above settings.

Refer to section 18.5, DTC Setting Procedure in section 18, Data Transfer Controller (DTCa) for the procedure to set the DTC.

Note 1. Do not set the same interrupt source as DTC and DMAC triggers. Also, do not set the same interrupt source as triggers of multiple DMAC channels.

(3) Setting Interrupt Sources for the CPU

When an interrupt source is not selected as the DTC or DMAC trigger, the interrupt request is output to the CPU.

Set the IERm.IENj bit to 1 while the interrupt source is not selected as a DTC or DMAC trigger.

14.7.3.2 Operations When the DTC/DMAC Selected

Table 14.7 lists operations when the DTC or DMAC is set as an interrupt request destination.

Table 14.7 Operations When Starting the DTC/DMAC

Interrupt Request Destination	DISEL *1	Number of Remaining Transfers	Operation per Request	IR Flag Clear Timing *2	Interrupt Request Destination after Transfer
DTC *3	1	≠ 0	DTC transfer → CPU interrupt	Cleared when the CPU accepts an interrupt request.	DTC
		= 0	DTC transfer → CPU interrupt	Cleared when the CPU accepts an interrupt request.	CPU (DTCERn.DTCE bit becomes 0)
	0	≠ 0	DTC transfer	Cleared when the DTC starts data transfer.	DTC
		= 0	DTC transfer → CPU interrupt *4	Cleared when the CPU accepts an interrupt request. *4	CPU (DTCERn.DTCE bit becomes 0)
DMAC	1	≠ 0	DMA transfer → CPU interrupt	Cleared when the CPU accepts an interrupt request.	DMAC
		= 0	DMA transfer → CPU interrupt	Cleared when the CPU accepts an interrupt request.	CPU (DMACm.DMCNT.DTE bit becomes 0)
	0	≠ 0	DMA transfer	Cleared when the DMAC starts data transfer.	DMAC
		= 0	DMA transfer *4	Cleared when the DMAC starts data transfer. *4	CPU (DMACm.DMCNT.DTE bit becomes 0)

Note 1. For the DTC, set the DTC.MRB.DISEL bit; For the DMAC, set the DMACm.DMCSL.DISEL bit.

Note 2. When the IRn.IR flag is 1, an interrupt request (DTC or DMA transfer request) that is generated again is ignored.

Note 3. For chain transfer, the DTC transfer continues until the chain transfer ends. After chain transfer ends, whether a CPU interrupt occurs, the IRn.IR flag clear timing, and the interrupt request destination differ depending on the DISEL bit value the number of remaining transfers. For the chain transfer, refer to Table 18.3, Chain Transfer Conditions in section 18, Data Transfer Controller (DTCa).

Note 4. When the DISEL bit is 0 and the number of remaining transfers is 0, operations in the DTC and DMAC are different.

14.7.3.3 Changing the Interrupt Request Destination

Set the IERm.IENj bit to 0 before changing the interrupt request destination (m = 02h to 1Fh; j = 0 to 7).

(1) When the current interrupt request destination is the DMAC

To change interrupt request destinations or change the DMAC trigger to another interrupt source while the DMA transfer is not completed (DMCNT.DTE bit is not cleared) after the procedure described in (1) Setting Interrupt Sources as the DMAC trigger of section 14.7.3.1, Interrupt Request Destination Setting Procedure, follow the procedure below.

- (1) Set the IERm.IENj bit of both the current and new triggers to 0.
- (2) Check the DMAC transfer status. If transfer is not completed, wait until the completion of transfer.
- (3) Perform the procedure described in 14.7.3.1 Interrupt Request Destination Setting Procedure.

(2) When the current interrupt request destination is the DTC

To change interrupt request destinations or change the DTC transfer information while the DTC transfer is not completed (the DTCERn.DTCE bit is not cleared) after the procedure described in (2) Setting Interrupt Sources as the DTC trigger of section 14.7.3.1, Interrupt Request Destination Setting Procedure, follow the procedure below (n = 026 to 255).

- (1) Set the IERm.IENj bit of both the current and new triggers to 0 (m = 02h to 1Fh; j = 0 to 7).
- (2) Check the DTC transfer status. If transfer is not completed, wait until the completion of transfer.
- (3) Perform the procedure described in 14.7.3.1 Interrupt Request Destination Setting Procedure.

14.7.4 Setting the External Pin Interrupt

The following describes the procedure to use the external pin interrupt.

- (1) Set the IERm.IENj bit corresponding to the IRQi pin to 0 (interrupt request is disabled) (m = 02h to 1Fh; j = 0 to 7; i = 0 to 15).
- (2) Set the IRQFLTE0.FLTENi or IRQFLTE1.FLTENi bit to 0 (digital filter is disabled).
- (3) Set the IRQFLTC0.FCLKSELi[1:0] or IRQFLTC1.FCLKSELi[1:0] bits to select the sampling clock of the digital filter.
- (4) Set the I/O port and confirm the setting.
- (5) Set the IRQCRi.IRQMD[1:0] bits to select the detection method.
- (6) When edge detection is selected, set the corresponding IRn.IR flag to 0 (n = 016 to 255).
- (7) Set the IRQFLTE0.FLTENi or IRQFLTE1.FLTENi bit to 1 (digital filter is enabled).
- (8) To select the DTC as the interrupt request destination, set the DTCERn.DTCE bit. To select the DMAC as the interrupt request destination, set the DMRSRm register. When neither the DTCERn.DTCE bit nor the DMRSRm register is set, the interrupt request is sent to the CPU (m = DMAC channel number; n = 026 to 255).
- (9) Set the corresponding IERm.IENj bit to 1 (interrupt request is enabled).

14.7.5 Setting Non-Maskable Interrupts

After reset, non-maskable interrupts are disabled. To use non-maskable interrupts, follow the procedure below.

- (1) Set the stack pointer (SP).
- (2) When using the NMI pin, set the NMIFLTE.NFLTEN bit to 0 (digital filter is disabled).
- (3) When using the NMI pin, set the NMIFLTC.NFCLKSEL[1:0] bits to select the sampling clock of the digital filter.
- (4) When using the NMI pin, set the NMICR.NMIMD bit to select the edge for detection.
- (5) When using the NMI pin, write 1 to the NMICLR.NMICLR bit to set the NMISR.NMIST flag to 0.
- (6) When using the NMI pin, set the NMIFLTE.NFLTEN bit to 1 (digital filter is enabled).
- (7) To enable generation of the non-maskable interrupt, set the bit in the NMIER register corresponding to the used interrupt source to 1.

Once a bit in the NMIER register is set to 1 (enabled), the bit cannot be rewritten so it cannot be set to 0 (disabled). To disable a non-maskable interrupt that has been enabled, reset the MCU.

Refer to section 13, Exception Handling for details on the flow of non-maskable interrupt handling.

Excluding the RAMST flag, each flag in the NMISR register becomes 0 by writing 1 to the corresponding bit in the NMICLR register. To set the RAMST flag to 0, set the RAM.RAMSTS.RAMERR, RAM.ECCRAM2STS.ECC2ERR, or RAM.ECCRAM1STS.ECC1ERR flag that has become 1 to 0.

Confirm that all flags in the NMISR register are 0 before exiting the interrupt handler of non-maskable interrupts.

Non-maskable interrupts, excluding the NMI pin interrupt, can be used as a maskable interrupt. When using as a maskable interrupt, do not change the NMIER register value from the value after reset. In addition, set the LVD1CR1.LVD1IRQSEL bit and LVD2CR1.LVD2IRQSEL bit to 1 when using voltage monitoring 1 interrupt and voltage monitoring 2 interrupt as a maskable interrupt.

14.7.6 Digital Filter

Noise included in signals input to pins IRQi and NMI can be reduced by enabling the digital filter ($i = 0$ to 15).

The digital filter samples signals input to pins using the sampling clock (PCLKB, PCLKB/8, PCLKB/32, PCLKB/64) for the digital filter, and passes the input signal only when three consecutive sampled signals are the same level.

When using the digital filter for the IRQi pin, refer to section 14.7.4, **Setting the External Pin Interrupt** to set the associated registers. When using the digital filter for the NMI pin, refer to section 14.7.5, **Setting Non-Maskable Interrupts** to set the associated registers.

When the external pin interrupt or the NMI pin interrupt is used as a source to exit software standby mode, the digital filter cannot be used. Set the IRQFLTE0.FLTENi bit, IRQFLTE1.FLTENi bit or NMIFLTE.NFLTEN bit to 0 before entering software standby mode. To enable the digital filter again, set the IRQFLTE0.FLTENi bit, IRQFLTE1.FLTENi bit, or NMIFLTE.NFLTEN bit to 1.

Figure 14.20 shows an example of digital filter operation.




Figure 14.20 Digital Filter Operation Example (when the IRQCRi.IRQMD[1:0] bits are 00b (low level))

14.7.7 Setting Software Configurable Interrupts

The following describes the procedure to assign interrupt sources to software configurable interrupts.

- (1) Set the IERm.IENj bit to 0 ($m = 02h$ to $1Fh$; $j = 0$ to 7). This setting is not required when the value does not change from the value after reset.
- (2) Set the interrupt source number in the SLIARn ($n = 208$ to 255) register. Refer to Table 14.3, **Interrupt Sources for Software Configurable Interrupt A** for details on interrupt source numbers that are assigned to software configurable interrupt A.
- (3) Set the SLIPRCR.WPRC bit to 1.
- (4) Confirm that the SLIPRCR.WPRC bit is 1.
- (5) Select the interrupt request destination from the CPU, DTC, or DMAC. Refer to section 14.7.3.1, **Interrupt Request Destination Setting Procedure** for details on the setting procedure.
- (6) Write 0 to the IRn.IR flag only when edge detection is selected ($n = 208$ to 255).
- (7) Set the IERm.IENj bit to 1.

14.7.7.1 Polling for Software Configurable Interrupts

When polling an interrupt request by reading the PIARk.PIRj ($k = 0h$ to $12h$), follow the procedure below ($j = 0$ to 7).

- (1) Set the peripheral interrupt used.
- (2) Clear the PIARk.PIRj flag for polling by writing 1 to the flag.*1
- (3) Enable output of the peripheral interrupt request.
- (4) As needed, read the PIARk.PIRj flag to check the value.
- (5) When clearing the PIARk.PIRj flag, write 1 to the targeted flag.*1
- (6) As needed, repeat step (4) and (5).

Note 1. Do not use bit manipulation instructions. Multiple status flags may be cleared if a bit manipulation instruction is used. To clear a flag, write the PIARk register in 8-bit units as follows: set the flag that is to be cleared to 1 and set the other flags to 0.

14.8 Multiple Interrupt

To enable another interrupt while processing an interrupt (multiple interrupt), set the PSW.I bit to 1 (interrupt enabled) in the interrupt handler of an accepted interrupt.

The PSW.IPL[3:0] bits in the interrupt handler are the same value as the priority level of the accepted interrupt request. In this case, when an interrupt request with the higher priority level than the PSW.IPL[3:0] bit value is generated, the interrupt request is accepted.

The PSW.I bit can be rewritten only in supervisor mode. Since the PSW.PM bit becomes 0 (supervisor mode is selected) when an interrupt is accepted, the PSW.I bit can be rewritten in the interrupt handler.

14.9 Fast interrupt

The fast interrupt is an interrupt that the CPU can respond to fast. Only one interrupt source can be assigned to the fast interrupt.

The priority level of the fast interrupt is 15 (highest) regardless of the IPRr.IPR[3:0] bit setting ($r = 000$ to 255). Also, the fast interrupt has higher priority than the other interrupt sources of which the priority level is 15. Note that the fast interrupt cannot be accepted when the PSW.IPL[3:0] bits are 1111b (priority level 15).

To assign an interrupt source to the fast interrupt, set the FIR.FVCT[7:0] bits to select the vector number of the interrupt source, and set the FIR.FIEN bit to 1 (fast interrupt is enabled).

The fast interrupt is enabled only when the CPU is selected as the interrupt request destination. When the DTC or DMAC is selected as the destination, the fast interrupt is disabled.

Refer to section 2, CPU and section 13, Exception Handling for details on the fast interrupt.

14.10 Exiting Low Power Consumption State

Interrupts can be used for exiting sleep mode, all-module clock stop mode, and software standby mode.

Refer to section 11, Low Power Consumption for details. This section describes the procedure to set an interrupt source for exiting each low power consumption mode.

Refer to section 11.5.4, Deep Software Standby Mode for details on exiting deep software standby mode.

14.10.1 Exiting Sleep Mode

Non-maskable interrupts and all interrupt sources can be used for exiting sleep mode. The following conditions must be satisfied.

(1) Non-maskable interrupts

- Generation of the interrupt that is used for exiting is enabled in the NMIER register.

(2) Interrupts

- The CPU is selected as the interrupt request destination.
- The interrupt request is enabled by the IERm.IENj bit (m = 02h to 1Fh; j = 0 to 7).
- The priority level is higher than the PSW.IPL[3:0] bit value in the CPU.
- For group interrupts, the interrupt request is enabled by the corresponding ENj bit in the group interrupt request enable register (GENBE0, GENBL0, GENBL1, GENAL0) (j = 0 to 31).

14.10.2 Exiting All-Module Clock Stop Mode

Non-maskable interrupts and interrupt sources that have a “✓” in the Exit from ACS column in Table 14.4, Interrupt Vector Table can be used for exiting all-module clock stop mode. The conditions below must be satisfied.

(1) Non-maskable interrupts

- Generation of the interrupt that is used for exiting is enabled in the NMIER register.

(2) Interrupts

- The interrupt source can be used for exiting all-module clock stop mode.
- The CPU is selected as the interrupt request destination.
- The interrupt request is enabled by the IERm.IENj bit (m = 02h to 1Fh; j = 0 to 7).
- The priority level is higher than the PSW.IPL[3:0] bit value in the CPU.

14.10.3 Exiting Software Standby Mode

Non-maskable interrupts (excluding oscillation stop detection interrupt) and interrupt sources that have a “√” in the Exit from SSBY column in Table 14.4, Interrupt Vector Table can be used for exiting software standby mode. The conditions below must be satisfied.

(1) Non-maskable interrupts

- Generation of the interrupt that is used for exiting is enabled in the NMIER register.
- When using the NMI pin interrupt, the digital filter is disabled.

(2) Interrupts

- The interrupt source can be used for exiting software standby mode.
- The CPU is selected as the interrupt request destination.
- The interrupt request is enabled by the IERm.IENj bit (m = 02h to 1Fh; j = 0 to 7).
- The priority level is higher than the PSW.IPL[3:0] bit value in the CPU.
When using the fast interrupt, set not only the FIR register but also the corresponding IPRr.IPR[3:0] bits (r = 000 to 255). Set the IPRr.IPR[3:0] bits to a higher level than the PSW.IPL[3:0] bit value in the CPU.
- When using the external pin interrupt, the digital filter of the IRQi pin used is disabled.

Refer to section 14.7.6, Digital Filter for details on the procedure to set the digital filter.

14.11 Usage Notes

14.11.1 Notes on the WAIT instruction When Using the Non-Maskable Interrupt

Confirm that all status flags in the NMISR register are 0 before executing the WAIT instruction.

14.11.2 Interrupt Requests in Software Standby Mode

When an interrupt request occurs in software standby mode but the interrupt source is not set as a source for exiting software standby mode, the request is held in the ICU. The request is handled after exiting by another interrupt source. Note that the interrupt request for the external pin interrupt is not held.

15. Buses

15.1 Overview

Table 15.1 lists the bus specifications, Figure 15.1 shows the bus configuration, and Table 15.2 lists the addresses assigned for each bus.

Table 15.1 Bus Specifications

Bus Type		Description
CPU bus	Instruction bus	<ul style="list-style-type: none"> Connected to the CPU (for instructions) Connected to on-chip memory (RAM, ECCRAM, code flash memory) Operates in synchronization with the system clock (ICLK)
	Operand bus	<ul style="list-style-type: none"> Connected to the CPU (for operands) Connected to on-chip memory (RAM, ECCRAM, code flash memory) Operates in synchronization with the system clock (ICLK)
Memory bus	Memory bus 1	<ul style="list-style-type: none"> Connected to RAM
	Memory bus 2	<ul style="list-style-type: none"> Connected to code flash memory
	Memory bus 3	<ul style="list-style-type: none"> Connected to ECCRAM
Internal main bus	Internal main bus 1	<ul style="list-style-type: none"> Connected to the CPU Operates in synchronization with the system clock (ICLK)
	Internal main bus 2	<ul style="list-style-type: none"> Connected to the DMAC and DTC Connected to on-chip memory (RAM, ECCRAM, code flash memory) Operates in synchronization with the system clock (ICLK)
Internal peripheral bus	Internal peripheral bus 1	<ul style="list-style-type: none"> Connected to peripheral modules (DTC, DMAC, interrupt controller, and bus error monitoring section) Operates in synchronization with the system clock (ICLK)
	Internal peripheral bus 2	<ul style="list-style-type: none"> Connected to peripheral modules (modules other than those connected to internal peripheral buses 1, 3, 4, and 5) Operates in synchronization with the peripheral-module clock (PCLKB)
	Internal peripheral bus 3	<ul style="list-style-type: none"> Connected to peripheral modules (USBb and CMPC) Operates in synchronization with the peripheral-module clock (PCLKB)
	Internal peripheral bus 4	<ul style="list-style-type: none"> Connected to peripheral modules (MTU3, GPTW, HRPWM, RSPI, and SCli) Operates in synchronization with the peripheral-module clock (PCLKA)
	Internal peripheral bus 5	<ul style="list-style-type: none"> Reserved area
	Internal peripheral bus 6	<ul style="list-style-type: none"> Connected to code flash (in P/E) and data flash memory Operates in synchronization with the FlashIF clock (FCLK)
External bus	CS area	<ul style="list-style-type: none"> Connected to the external devices Operates in synchronization with the external-bus clock (BCLK)

P/E: Programming/Erase

BCLK (external-bus clock): 40 MHz (max.) The CSC (CS area controller) operates in synchronization with the BCLK.

BCLK pin output: The frequency is the same as the BCLK as default. 1/2 BCLK can be supplied by setting the BCLK pin output select bit (BCKCR.BCLKDIV) in the external bus clock control register. For details, see section 9, Clock Generation Circuit.




Figure 15.1 Bus Configuration

Table 15.2 Addresses Assigned for Each Bus

Address	Bus		Area	
	On-Chip ROM Enabled	On-Chip ROM Disabled	On-Chip ROM Enabled	On-Chip ROM Disabled
0000 0000h to 0001 FFFFh	Memory bus 1		RAM	
0002 0000h to 0007 FFFFh			Reserved area	
0008 0000h to 0008 7FFFh	Internal peripheral bus 1		Peripheral I/O registers	
0008 8000h to 0009 FFFFh	Internal peripheral bus 2			
000A 0000h to 000B FFFFh	Internal peripheral bus 3			
000C 0000h to 000D FFFFh	Internal peripheral bus 4			
000E 0000h to 000F FFFFh	Reserved area			
0010 0000h to 007F FFFFh	Internal peripheral bus 6	Reserved area	Data flash memory, code flash memory (for programming only)	Reserved area
0080 0000h to 00FF BFFFh	Memory bus 3		Reserved area	
00FF C000h to 00FF FFFFh			ECCRAM	
0100 0000h to 04FF FFFFh	External bus		Reserved area	
0500 0000h to 07FF FFFFh			External address space (CS1 to CS3)	
0800 0000h to 0FFF FFFFh			Reserved area	
1000 0000h to 7FFF FFFFh	Reserved area		Reserved area	
8000 0000h to FFDF FFFFh	Memory bus 2	Reserved area	Code flash memory (for reading only)	Reserved area
FFE0 0000h to FFFF FFFFh		External bus		External address space (CS0)

15.2 Description of Buses

15.2.1 CPU Buses

The CPU buses consist of the instruction and operand buses, which are connected to internal main bus 1. As the names suggest, the instruction bus is used to fetch instructions for the CPU, while the operand bus is used for operand access.

The instruction bus is 64 bits while the operand bus is 32 bits.

Connection of the instruction and operand buses to RAM, ECCRAM, and code flash memory provides the CPU with direct access to these areas, i.e. access is not via internal main bus 1. However, only reading is possible in direct access to code flash memory by the CPU; programming and erasure are handled via an internal peripheral bus.

Bus requests for instruction fetching and operand access are arbitrated through internal main bus 1. The order of priority is operand access then instruction fetching.

If instruction fetching and operand access are requested for different buses (memory bus 1, memory bus 2, memory bus 3, and internal main bus 1), the bus-access operations can proceed simultaneously. For example, parallel access to code flash memory and RAM or to code flash memory and external address space is possible.

15.2.2 Memory Buses

The memory buses consist of memory bus 1, memory bus 2, and memory bus 3. The RAM is connected to memory bus 1, code flash memory is connected to memory bus 2, and ECCRAM is connected to memory bus 3. The memory buses are 64 bits. Requests for bus mastership from the CPU buses (instruction fetching and operand) and internal main bus 2 are arbitrated through memory buses 1, 2, and 3.

The priority order of the buses can be set using the memory bus 1 and 3 (RAM/ECCRAM) priority control bits (BPRA[1:0]) and memory bus 2 (code flash memory) priority control bits (BPRO[1:0]) in the bus priority control register (BUSPRI) for the corresponding memory buses. Memory bus 3 has the same configuration as memory bus 1. When the priority order is fixed, internal main bus 2 has priority over the CPU bus (operand over instruction fetching). When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted.

15.2.3 Internal Main Buses

The internal main buses consist of a bus for use by the CPU (internal main bus 1) and a bus for use by the other bus-master modules, i.e. the DTC and DMAC (internal main bus 2).

Bus requests for instruction fetching and operand access are arbitrated through internal main bus 1. The order of priority is operand access then instruction fetching.

Requests for bus mastership from the DTC and DMAC are arbitrated by internal main bus 2. The order of priority is DMAC, and then DTC as listed in Table 15.3.

Between the DTC and DMAC, only the one that accepted the transfer request issues the bus mastership request. The priority order of transfer requests between the DTC and DMAC is DMAC0, DMAC1, DMAC2, DMAC3, DMAC4, DMAC5, DMAC6, DMAC7 and then DTC, regardless of the BUSPRI setting.

If the CPU and another bus master are requesting access to different buses (on-chip memory, internal peripheral buses 1 to 6, and external bus), the respective bus-access operations can proceed simultaneously.

However, when the CPU executes the XCHG instruction, requests for bus access from masters other than the CPU are not accepted until data transfer for the XCHG instruction is completed regardless of the bus priority control register (BUSPRI) setting. Furthermore, requests for bus access from masters other than the DTC are not accepted during reading and writing-back of transfer control information for the DTC.

Table 15.3 Order of Priority for Bus Masters

Priority	Bus Master
High	DMAC
↑	DTC
Low	CPU

Note: The above applies when the priority order of the buses is fixed.

15.2.4 Internal Peripheral Buses

Connection of peripheral modules to the internal peripheral buses is as described in Table 15.4.

Table 15.4 Connection of Peripheral Modules to the Internal Peripheral Buses

Type of Bus	Peripheral Modules
Internal peripheral bus 1	DTC, DMAC, interrupt controller, and bus error monitoring section
Internal peripheral bus 2	Peripheral modules other than those connected to internal peripheral buses 1, 3, 4, and 5
Internal peripheral bus 3	USBb, CMPC
Internal peripheral bus 4	MTU3, GPTW, HRPWM, RSPI, and SCLi
Internal peripheral bus 5	Reserved area
Internal peripheral bus 6	Code flash memory (in P/E) or data flash memory

Requests for bus mastership from the CPU (internal main bus 1) and other bus masters (internal main bus 2) are arbitrated through internal peripheral buses 1 to 6.

The priority order of two internal main buses can be set using the bus priority control register (BUSPRI). The priority order can be set with the internal peripheral bus 1 priority control bits (BUSPRI.BPIB[1:0]), internal peripheral bus 2 and 3 priority control bits (BUSPRI.BPGB[1:0]), internal peripheral bus 4 priority control bits (BUSPRI.BPHB[1:0]), and internal peripheral bus 6 priority control bits (BUSPRI.BPFB[1:0]) for the corresponding internal peripheral buses.

When the priority order is fixed, internal main bus 2 has priority over internal main bus 1. When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted (round-robin method).

The order of accepting requests may change depending on the BUSPRI setting (Refer to Figure 15.2).




Figure 15.2 Priority Order between Internal Peripheral Bus Accesses

15.2.5 Write Buffer Function (Internal Peripheral Bus)

The internal peripheral bus has the write buffer function, which allows the next round of bus access to start, before the current write access is completed, in write access. However, if the following round of bus access is from the same bus master but to the different internal peripheral bus, it is suspended until the bus operations already in progress are completed. When access to the internal memory is scheduled after the write access to the internal peripheral bus from the CPU, the following round of bus access can be started before the current bus operation is completed and thus the order of accesses may be changed (Refer to Figure 15.3).




Figure 15.3 Write Buffer Function

15.2.6 External Bus

Table 15.5 lists the specifications of the external bus.

The external bus controller arbitrates requests for bus mastership on the external address space and on the external bus controller register (CSC) from the internal main bus 1 and the internal main bus 2.

The priority order of these two buses can be set using the external bus priority control bits (BPEB[1:0]) in the bus priority control register (BUSPRI). When the priority order is fixed, the order is internal main bus 2, and then internal main bus 1. When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted, between internal main bus 1 and internal main bus 2.

The order of accepting requests may change depending on the BUSPRI setting (Refer to Figure 15.4).




Figure 15.4 Priority Order of Internal Peripheral Bus Accesses

Table 15.5 Specifications of the External Bus

Item	Description
External address space	<ul style="list-style-type: none"> An external address space is divided into four CS areas (CS0 to CS3) for management. Chip select signals can be output for each area. Bus width can be set for each area. <ul style="list-style-type: none"> Separate bus: An 8 or 16-bit bus space is selectable. Address/data multiplexed bus: An 8 or 16-bit bus space is selectable. An endian mode can be specified for each area.
CS area controller	<ul style="list-style-type: none"> Recovery cycles can be inserted. <ul style="list-style-type: none"> Read recovery: Up to 15 cycles Write recovery: Up to 15 cycles Cycle wait function: Wait for up to 31 cycles (page access: up to 7 cycles) Wait control can be used to set up the following. <ul style="list-style-type: none"> Timing of assertion and negation for chip-select signals (CS0# to CS3#) The timing of assertion of the read signal (RD#) and write signals (WR0#/WR# and WR1#) The timing with which data output starts and ends Write access mode: Single write strobe mode/byte strobe mode Separate bus or address/data multiplexed bus can be set for each area.
Write buffer function	When write data from the bus master has been written to the write buffer, write access by the bus master is completed.
Frequency	The CS area controller (CSC) operates in synchronization with the external-bus clock (BCLK).

Table 15.6 lists the input/output pins of the external bus.

Table 15.6 Pin Configuration of the External Bus

Pin Name	I/O	Description
A20 to A0*1	Output	Address output pins
D15 to D0	I/O	Data input/output pins D15 to D0 pins are enabled when the 16-bit bus space is specified. D7 to D0 pins are enabled when the 8-bit bus space is specified.
BC0#*1	Output	A strobe signal; (the BC0# signal being at the low level) during access to an external address space in single write strobe mode indicates that D7 to D0 are valid. When an 8-bit bus space is specified, this output pin is always held low regardless of write access mode.
BC1#	Output	A strobe signal; (the BC1# signal being at the low level) during access to an external address space in single write strobe mode indicates that D15 to D8 are valid. This pin is not used when the 8-bit bus space is specified.
CS0#	Output	A chip select signal for area 0 (CS0)
CS1#	Output	A chip select signal for area 1 (CS1)
CS2#	Output	A chip select signal for area 2 (CS2)
CS3#	Output	A chip select signal for area 3 (CS3)
RD#	Output	A strobe signal indicating that reading from an external address space (CS0 to CS3) is in progress
WR0#/WR#	Output	WR0# signal is a strobe signal indicates that (the WR0# signal being at the low level) writing to an external address space is in progress in byte strobe mode, and D7 to D0 are valid. WR# signal is a strobe signal that indicates writing to an external address space is in progress in single write strobe mode. When an 8-bit bus space is specified, this output pin is held low during a write access regardless of write access mode.
WR1#	Output	A strobe signal; (the WR1# signal being at the low level) during writing to an external address space in byte strobe mode indicates that D15 to D8 are valid. This signal is invalid in single write strobe mode. This pin is not used when the 8-bit bus space is specified.
ALE	Output	Address latch signal when address/data multiplexed bus is selected.
WAIT#	Input	A wait request signal when accessing the external address space (CS0 to CS3) (Low: Wait request)

Note 1. The A0 and BC0# pin functions share the same pin, and either becomes effective according to the area, with the function being A0 in byte strobe mode and BC0# in single write strobe mode. Note that setting the 8-bit external bus width is prohibited in single write strobe mode. For information on other multiplexed pin functions, see section 20, I/O Ports.

15.2.7 Parallel Operation

Parallel operation is possible when different bus-master modules are requesting access to different slave modules. For example, if the CPU is fetching an instruction from code flash memory and an operand from RAM, the DMAC is able to handle transfer between a peripheral bus and the external bus at the same time.

An example of parallel operations is shown in Figure 15.5. In this example, the CPU is able to employ the instruction and operand buses for simultaneous access to code flash memory and RAM, respectively. Furthermore, the DMAC simultaneously employs internal main bus 2 for access to a peripheral bus or the external bus during access to RAM and code flash memory by the CPU.




Figure 15.5 Example of Parallel Operations

15.2.8 Bus Settings

- (1) Set the mode of the external bus in the CSn mode register (CSnMOD), CSn wait-control register 1 (CSnWCR1), CSn wait-control register 2 (CSnWCR2), CSn control register (CSnCR), CSn recovery-cycle setting register (CSnREC), CS recovery cycle insertion enable register (CSRECEN), bus error monitoring enable register (BEREN), and bus priority control register (BUSPRI).
- (2) Make settings for pins in the CS output enable register (PFCSE), CS output pin select register 0 (PFCSS0), address output enable register 0 (PFAOE0), address output enable register 1 (PFAOE1), external-bus control register 0 (PFBCR0), and external-bus control register 1 (PFBCR1).
- (3) Set up pins to be used as input port pins.
- (4) Set the external-bus enable bit (EXBE) in the system control register 0 (SYSCR0) to 1 (enabling the external bus).

15.2.9 Restrictions

(1) Prohibition of Access that Spans Areas of Address Space

Single access that spans two areas of the address space is prohibited, and operation of such an access is not guaranteed. Setting must be made so that two areas are not accessed at the same time by a single word or longword access.

(2) Restrictions in Relation to RMPA and String-Manipulation Instructions

- (a) Although the external space has a per-area ending-switching facility (only for data), the allocation of data to be handled by RMPA or string-manipulation instructions to an area where the endian differs from that of the chip is prohibited, and operation is not guaranteed if this restriction is not observed. If data to be handled by RMPA or string-manipulation instructions are allocated to the external space, they must be allocated to areas where the endian setting is the same as that for the chip.
- (b) The allocation of data to be handled by RMPA or string-manipulation instructions to I/O registers is prohibited, and operation is not guaranteed if this restriction is not observed.

(3) Restriction on Endian

When the endian setting for each area is different from that for the chip, no instruction code can be allocated in the area. The instruction code should be allocated to the external space whose endian setting is the same as that for the chip.

15.3 Register Descriptions

15.3.1 CSn Control Register (CSnCR) (n = 0 to 3)

Address(es): CS0CR 0008 3802h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	MPXEN	—	—	—	EMOD E	—	—	BSIZE[1:0]		—	—	—	EXENB
Value after reset: 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1															

Address(es): CS1CR 0008 3812h, CS2CR 0008 3822h, CS3CR 0008 3832h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	MPXEN	—	—	—	EMOD E	—	—	BSIZE[1:0]		—	—	—	EXENB
Value after reset: 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	EXENB	Operation Enable	0: Operation is disabled 1: Operation is enabled	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5, b4	BSIZE[1:0]	External Bus Width Select	b5 b4 0 0: A 16-bit bus space is selected 0 1: Setting prohibited 1 0: An 8-bit bus space is selected 1 1: Setting prohibited	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	EMODE	Endian Mode	0: Endian of area n is the same as the endian of operating mode. 1: Endian of area n is not the endian of operating mode. (n = 0 to 3)	R/W
b11 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	MPXEN	Address/Data Multiplexed I/O Interface Select	0: Separate bus interface is selected for area n. 1: Address/data multiplexed I/O interface is selected for area n. (n = 0 to 3)	R/W
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Do not attempt to write the CSnCR register while the external bus is being accessed.

EXENB Bit (Operation Enable)

This bit enables or disables operation of the respective CS areas.

After this MCU is reset, operation is enabled (EXENB = 1) only for area 0; operation in other areas is disabled (EXENB = 0).

An attempt at access to an area for which operation has been disabled does not lead to access via the external bus.

However, if the illegal address access detection enable bit in the bus error monitoring enable register has been set to enable detection (BEREN.IGAEN = 1), such an attempt will lead to an illegal-access error.

BSIZE[1:0] Bits (External Bus Width Select)

These bits specify the data bus width of each area.

The data bus width of area 0 (CS0) after a reset depends on the setting of the bus width in operating mode.


EMODE Bit (Endian Mode)

This bit specifies the endian of each area.

When the endian setting for each area is different from that for the chip, no instruction code can be allocated in the area. The instruction code should be allocated to the external space whose endian setting is the same as that for the chip.

15.3.2 CSn Recovery Cycle Register (CSnREC) (n = 0 to 3)

Address(es): CS0REC 0008 380Ah, CS1REC 0008 381Ah, CS2REC 0008 382Ah, CS3REC 0008 383Ah



Bit	Symbol	Bit Name	Description	R/W																																																																																		
b3 to b0	RRCV[3:0]	Read Recovery	<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;"></td><td style="width: 10%; text-align: right;">b3</td><td style="width: 10%; text-align: left;">b0</td><td></td></tr> <tr> <td></td><td>0</td><td>0</td><td>0: No recovery cycle is inserted.</td></tr> <tr> <td></td><td>0</td><td>0</td><td>1: 1 recovery cycle is inserted.</td></tr> <tr> <td></td><td>0</td><td>0</td><td>1</td><td>0: 2 recovery cycles are inserted.</td></tr> <tr> <td></td><td>0</td><td>0</td><td>1</td><td>1: 3 recovery cycles are inserted.</td></tr> <tr> <td></td><td>0</td><td>1</td><td>0</td><td>0: 4 recovery cycles are inserted.</td></tr> <tr> <td></td><td>0</td><td>1</td><td>0</td><td>1: 5 recovery cycles are inserted.</td></tr> <tr> <td></td><td>0</td><td>1</td><td>1</td><td>0: 6 recovery cycles are inserted.</td></tr> <tr> <td></td><td>0</td><td>1</td><td>1</td><td>1: 7 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>0</td><td>0</td><td>0: 8 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>0</td><td>0</td><td>1: 9 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>0</td><td>1</td><td>0: 10 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>0</td><td>1</td><td>1: 11 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>1</td><td>0</td><td>0: 12 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>1</td><td>0</td><td>1: 13 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>1</td><td>1</td><td>0: 14 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>1</td><td>1</td><td>1: 15 recovery cycles are inserted.</td></tr> </table>		b3	b0			0	0	0: No recovery cycle is inserted.		0	0	1: 1 recovery cycle is inserted.		0	0	1	0: 2 recovery cycles are inserted.		0	0	1	1: 3 recovery cycles are inserted.		0	1	0	0: 4 recovery cycles are inserted.		0	1	0	1: 5 recovery cycles are inserted.		0	1	1	0: 6 recovery cycles are inserted.		0	1	1	1: 7 recovery cycles are inserted.		1	0	0	0: 8 recovery cycles are inserted.		1	0	0	1: 9 recovery cycles are inserted.		1	0	1	0: 10 recovery cycles are inserted.		1	0	1	1: 11 recovery cycles are inserted.		1	1	0	0: 12 recovery cycles are inserted.		1	1	0	1: 13 recovery cycles are inserted.		1	1	1	0: 14 recovery cycles are inserted.		1	1	1	1: 15 recovery cycles are inserted.	R/W
	b3	b0																																																																																				
	0	0	0: No recovery cycle is inserted.																																																																																			
	0	0	1: 1 recovery cycle is inserted.																																																																																			
	0	0	1	0: 2 recovery cycles are inserted.																																																																																		
	0	0	1	1: 3 recovery cycles are inserted.																																																																																		
	0	1	0	0: 4 recovery cycles are inserted.																																																																																		
	0	1	0	1: 5 recovery cycles are inserted.																																																																																		
	0	1	1	0: 6 recovery cycles are inserted.																																																																																		
	0	1	1	1: 7 recovery cycles are inserted.																																																																																		
	1	0	0	0: 8 recovery cycles are inserted.																																																																																		
	1	0	0	1: 9 recovery cycles are inserted.																																																																																		
	1	0	1	0: 10 recovery cycles are inserted.																																																																																		
	1	0	1	1: 11 recovery cycles are inserted.																																																																																		
	1	1	0	0: 12 recovery cycles are inserted.																																																																																		
	1	1	0	1: 13 recovery cycles are inserted.																																																																																		
	1	1	1	0: 14 recovery cycles are inserted.																																																																																		
	1	1	1	1: 15 recovery cycles are inserted.																																																																																		
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W																																																																																		
b11 to b8	WRCV[3:0]	Write Recovery	<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;"></td><td style="width: 10%; text-align: right;">b11</td><td style="width: 10%; text-align: left;">b8</td><td></td></tr> <tr> <td></td><td>0</td><td>0</td><td>0: No recovery cycle is inserted.</td></tr> <tr> <td></td><td>0</td><td>0</td><td>1: 1 recovery cycle is inserted.</td></tr> <tr> <td></td><td>0</td><td>0</td><td>1</td><td>0: 2 recovery cycles are inserted.</td></tr> <tr> <td></td><td>0</td><td>0</td><td>1</td><td>1: 3 recovery cycles are inserted.</td></tr> <tr> <td></td><td>0</td><td>1</td><td>0</td><td>0: 4 recovery cycles are inserted.</td></tr> <tr> <td></td><td>0</td><td>1</td><td>0</td><td>1: 5 recovery cycles are inserted.</td></tr> <tr> <td></td><td>0</td><td>1</td><td>1</td><td>0: 6 recovery cycles are inserted.</td></tr> <tr> <td></td><td>0</td><td>1</td><td>1</td><td>1: 7 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>0</td><td>0</td><td>0: 8 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>0</td><td>0</td><td>1: 9 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>0</td><td>1</td><td>0: 10 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>0</td><td>1</td><td>1: 11 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>1</td><td>0</td><td>0: 12 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>1</td><td>0</td><td>1: 13 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>1</td><td>1</td><td>0: 14 recovery cycles are inserted.</td></tr> <tr> <td></td><td>1</td><td>1</td><td>1</td><td>1: 15 recovery cycles are inserted.</td></tr> </table>		b11	b8			0	0	0: No recovery cycle is inserted.		0	0	1: 1 recovery cycle is inserted.		0	0	1	0: 2 recovery cycles are inserted.		0	0	1	1: 3 recovery cycles are inserted.		0	1	0	0: 4 recovery cycles are inserted.		0	1	0	1: 5 recovery cycles are inserted.		0	1	1	0: 6 recovery cycles are inserted.		0	1	1	1: 7 recovery cycles are inserted.		1	0	0	0: 8 recovery cycles are inserted.		1	0	0	1: 9 recovery cycles are inserted.		1	0	1	0: 10 recovery cycles are inserted.		1	0	1	1: 11 recovery cycles are inserted.		1	1	0	0: 12 recovery cycles are inserted.		1	1	0	1: 13 recovery cycles are inserted.		1	1	1	0: 14 recovery cycles are inserted.		1	1	1	1: 15 recovery cycles are inserted.	R/W
	b11	b8																																																																																				
	0	0	0: No recovery cycle is inserted.																																																																																			
	0	0	1: 1 recovery cycle is inserted.																																																																																			
	0	0	1	0: 2 recovery cycles are inserted.																																																																																		
	0	0	1	1: 3 recovery cycles are inserted.																																																																																		
	0	1	0	0: 4 recovery cycles are inserted.																																																																																		
	0	1	0	1: 5 recovery cycles are inserted.																																																																																		
	0	1	1	0: 6 recovery cycles are inserted.																																																																																		
	0	1	1	1: 7 recovery cycles are inserted.																																																																																		
	1	0	0	0: 8 recovery cycles are inserted.																																																																																		
	1	0	0	1: 9 recovery cycles are inserted.																																																																																		
	1	0	1	0: 10 recovery cycles are inserted.																																																																																		
	1	0	1	1: 11 recovery cycles are inserted.																																																																																		
	1	1	0	0: 12 recovery cycles are inserted.																																																																																		
	1	1	0	1: 13 recovery cycles are inserted.																																																																																		
	1	1	1	0: 14 recovery cycles are inserted.																																																																																		
	1	1	1	1: 15 recovery cycles are inserted.																																																																																		
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W																																																																																		

Do not attempt to write the CSnREC register while the external bus is being accessed.

When the preceding bus access is a separate bus access, CSnREC is valid when the recovery cycle insertion is enabled with the separate bus recovery cycle insertion enable bit (RCVENj (j = 0 to 7)) in CSRECEN. When the preceding bus access is an address/data multiplexed bus access, CSnREC is valid when the recovery cycle insertion is enabled with the multiplexed bus recovery cycle insertion enable bit (RCVENMj) in CSRECEN.

RRCV[3:0] Bits (Read Recovery)

These bits specify the number of recovery cycles to be inserted after a read access to the external bus.

When the recovery cycle insertion is enabled and a value except 0000b is written to these bits, one to 15 recovery cycles are inserted in the following cases.

- After a read access to the external bus, a read access is made to the external bus in the same area.
- After a read access to the external bus, a read access is made to the external bus in a different area.
- After a read access to the external bus, a write access is made to the external bus in the same area.
- After a read access to the external bus, a write access is made to the external bus in a different area.

WRCV[3:0] Bits (Write Recovery)

These bits specify the number of recovery cycles to be inserted after a write access to the external bus.

When the recovery cycle insertion is enabled and a value except 0000b is written to these bits, one to 15 recovery cycles are inserted in the following cases.

- After a write access to the external bus, a read access is made to the external bus in the same area.
- After a write access to the external bus, a read access is made to the external bus in a different area.
- After a write access to the external bus, a write access is made to the external bus in the same area.
- After a write access to the external bus, a write access is made to the external bus in a different area.

15.3.3 CS Recovery Cycle Insertion Enable Register (CSRECEN)

Address(es): 0008 3880h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	RCVEN M7	RCVEN M6	RCVEN M5	RCVEN M4	RCVEN M3	RCVEN M2	RCVEN M1	RCVEN M0	RCVEN 7	RCVEN 6	RCVEN 5	RCVEN 4	RCVEN 3	RCVEN 2	RCVEN 1	RCVEN 0
Value after reset:	0	0	1	1	1	1	1	0	0	0	1	1	1	1	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	RCVEN0	Separate Bus Recovery Cycle Insertion Enable 0	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b1	RCVEN1	Separate Bus Recovery Cycle Insertion Enable 1	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b2	RCVEN2	Separate Bus Recovery Cycle Insertion Enable 2	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b3	RCVEN3	Separate Bus Recovery Cycle Insertion Enable 3	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b4	RCVEN4	Separate Bus Recovery Cycle Insertion Enable 4	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b5	RCVEN5	Separate Bus Recovery Cycle Insertion Enable 5	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b6	RCVEN6	Separate Bus Recovery Cycle Insertion Enable 6	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b7	RCVEN7	Separate Bus Recovery Cycle Insertion Enable 7	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b8	RCVENM0	Multiplexed Bus Recovery Cycle Insertion Enable 0	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b9	RCVENM1	Multiplexed Bus Recovery Cycle Insertion Enable 1	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b10	RCVENM2	Multiplexed Bus Recovery Cycle Insertion Enable 2	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b11	RCVENM3	Multiplexed Bus Recovery Cycle Insertion Enable 3	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b12	RCVENM4	Multiplexed Bus Recovery Cycle Insertion Enable 4	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b13	RCVENM5	Multiplexed Bus Recovery Cycle Insertion Enable 5	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b14	RCVENM6	Multiplexed Bus Recovery Cycle Insertion Enable 6	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b15	RCVENM7	Multiplexed Bus Recovery Cycle Insertion Enable 7	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W

Do not attempt to write the CSRECEN register while the external bus is being accessed.

RCVENn Bit (Separate Bus Recovery Cycle Insertion Enable n) (n = 0 to 7)

This bit enables or disables the insertion of read recovery cycles when, after a read access to the external bus, a read access is made to the external bus in the same area.

RCVENMn Bit (Multiplexed Bus Recovery Cycle Insertion Enable n) (n = 0 to 7)

This bit enables or disables the insertion of read recovery cycles when, after a read access to the external bus, a read access is made to the external bus in the same area.

Table 15.7 Insertion of Recovery Cycles

Access Type	External Address Space	Insertion of Recovery Cycles	Corresponding Bits (Separate/Multiplexed)
Read access after read access	Same area	Recovery cycles specified by the RRCV[3:0] bits are inserted.	RCVEN0/RCVENM0
	Different area	Recovery cycles specified by the RRCV[3:0] bits are inserted.	RCVEN1/RCVENM1
Read access after write access	Same area	Recovery cycles specified by the RRCV[3:0] bits are inserted.	RCVEN2/RCVENM2
	Different area	Recovery cycles specified by the RRCV[3:0] bits are inserted.	RCVEN3/RCVENM3
Write access after read access	Same area	Recovery cycles specified by the WRCV[3:0] bits are inserted.	RCVEN4/RCVENM4
	Different area	Recovery cycles specified by the WRCV[3:0] bits are inserted.	RCVEN5/RCVENM5
Write access after write access	Same area	Recovery cycles specified by the WRCV[3:0] bits are inserted.	RCVEN6/RCVENM6
	Different area	Recovery cycles specified by the WRCV[3:0] bits are inserted.	RCVEN7/RCVENM7

15.3.4 CSn Mode Register (CSnMOD) (n = 0 to 3)

Address(es): CS0MOD 0008 3002h, CS1MOD 0008 3012h, CS2MOD 0008 3022h, CS3MOD 0008 3032h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	PRMOD	—	—	—	—	—	PWENB	PRENB	—	—	—	—	EWENB	—	—	WRMOD
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	WRMOD	Write Access Mode Select	0: Byte strobe mode 1: Single write strobe mode	R/W
b2, b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b3	EWENB	External Wait Enable	0: External wait is disabled 1: External wait is enabled	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	PRENB	Page Read Access Enable	0: Page read access is disabled 1: Page read access is enabled	R/W
b9	PWENB	Page Write Access Enable	0: Page write access is disabled 1: Page write access is enabled	R/W
b14 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	PRMOD	Page Read Access Mode Select	0: Normal access compatible mode 1: External data read continuous assertion mode	R/W

Do not write to the CSnMOD register while access to the CSn area is in progress.

WRMOD Bit (Write Access Mode Select)

This bit selects a write access operating mode.

Writing 0 to this bit selects byte strobe mode where data write operation is controlled by the WRn# (n = 0, 1) signal corresponding to the respective byte positions.

Writing 1 to this bit selects single write strobe mode where data write operation is controlled by the BCn# (n = 0, 1) signal and the WR# signal corresponding to respective byte positions. Note that setting the external bus width of 8 bits is prohibited in single write strobe mode.

Table 15.8 Control Signals for Write Access Mode

Mode	Pin Name			
	WR1#	WR0#/ WR#	BC1#	BC0#
Byte strobe mode	✓	✓ (WR0#)	×	×
Single write strobe mode	×	✓ (WR#)	✓	✓

✓: Enabled, ×: Disabled

EWENB Bit (External Wait Enable)

This bit enables or disables external wait.

Writing 1 to this bit selects external wait and allows control of the number of waits in each cycle with the WAIT# signal.

In this state, wait cycles are inserted while the WAIT# signal is at the low level.

Writing 0 to this bit disables the WAIT# signal.

PRENB Bit (Page Read Access Enable)

This bit enables or disables page read accesses.

Note: When the address/data multiplexed I/O interface is selected with the MPXEN bit in CSnCR, this bit should not be set to enable page read accesses. Page read accesses are not supported in the address/data multiplexed I/O interface.

PWENB Bit (Page Write Access Enable)

This bit enables or disables page write accesses.

Note: When the address/data multiplexed I/O interface is selected with the MPXEN bit in CSnCR, this bit should not be set to enable page write accesses. Page write accesses are not supported in the address/data multiplexed I/O interface.

PRMOD Bit (Page Read Access Mode Select)


This bit selects a page read access operating mode.

Writing 0 to this bit selects normal access compatible mode where the RD# signal is negated and RD assert wait is inserted each time a piece of data is read. However, when there is no RD assert wait, the RD# signal is negated only in the final transfer of the external bus access.

Writing 1 to this bit selects external data read continuous assertion mode where RD assert wait is inserted and the RD# signal is continuously asserted during this time period.

15.3.5 CSn Wait Control Register 1 (CSnWCR1) (n = 0 to 3)

Address(es): CS0WCR1 0008 3004h, CS1WCR1 0008 3014h, CS2WCR1 0008 3024h, CS3WCR1 0008 3034h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	CSPWWAIT[2:0]	Page Write Cycle Wait Select*1	b2 b0 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b10 to b8	CSPRWAIT[2:0]	Page Read Cycle Wait Select*2	b10 b8 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Bit	Symbol	Bit Name	Description	R/W
b20 to b16	CSWWAIT[4:0]	Normal Write Cycle Wait Select	b20 b16 0 0 0 0 0: No wait is inserted. 0 0 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 0 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 0 0 1 1: Wait with a length of 3 clock cycles are inserted. 0 0 1 0 0: Wait with a length of 4 clock cycles are inserted. 0 0 1 0 1: Wait with a length of 5 clock cycles are inserted. 0 0 1 1 0: Wait with a length of 6 clock cycles are inserted. 0 0 1 1 1: Wait with a length of 7 clock cycles are inserted. 0 1 0 0 0: Wait with a length of 8 clock cycles are inserted. 0 1 0 0 1: Wait with a length of 9 clock cycles are inserted. 0 1 0 1 0: Wait with a length of 10 clock cycles are inserted. 0 1 0 1 1: Wait with a length of 11 clock cycles are inserted. 0 1 1 0 0: Wait with a length of 12 clock cycles are inserted. 0 1 1 0 1: Wait with a length of 13 clock cycles are inserted. 0 1 1 1 0: Wait with a length of 14 clock cycles are inserted. 0 1 1 1 1: Wait with a length of 15 clock cycles are inserted. 1 0 0 0 0: Wait with a length of 16 clock cycles are inserted. 1 0 0 0 1: Wait with a length of 17 clock cycles are inserted. 1 0 0 1 0: Wait with a length of 18 clock cycles are inserted. 1 0 0 1 1: Wait with a length of 19 clock cycles are inserted. 1 0 1 0 0: Wait with a length of 20 clock cycles are inserted. 1 0 1 0 1: Wait with a length of 21 clock cycles are inserted. 1 0 1 1 0: Wait with a length of 22 clock cycles are inserted. 1 0 1 1 1: Wait with a length of 23 clock cycles are inserted. 1 1 0 0 0: Wait with a length of 24 clock cycles are inserted. 1 1 0 0 1: Wait with a length of 25 clock cycles are inserted. 1 1 0 1 0: Wait with a length of 26 clock cycles are inserted. 1 1 0 1 1: Wait with a length of 27 clock cycles are inserted. 1 1 1 0 0: Wait with a length of 28 clock cycles are inserted. 1 1 1 0 1: Wait with a length of 29 clock cycles are inserted. 1 1 1 1 0: Wait with a length of 30 clock cycles are inserted. 1 1 1 1 1: Wait with a length of 31 clock cycles are inserted.	R/W
b23 to b21	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b28 to b24	CSRWAIT[4:0]	Normal Read Cycle Wait Select	b28 b24 0 0 0 0 0: No wait is inserted. 0 0 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 0 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 0 0 1 1: Wait with a length of 3 clock cycles are inserted. 0 0 1 0 0: Wait with a length of 4 clock cycles are inserted. 0 0 1 0 1: Wait with a length of 5 clock cycles are inserted. 0 0 1 1 0: Wait with a length of 6 clock cycles are inserted. 0 0 1 1 1: Wait with a length of 7 clock cycles are inserted. 0 1 0 0 0: Wait with a length of 8 clock cycles are inserted. 0 1 0 0 1: Wait with a length of 9 clock cycles are inserted. 0 1 0 1 0: Wait with a length of 10 clock cycles are inserted. 0 1 0 1 1: Wait with a length of 11 clock cycles are inserted. 0 1 1 0 0: Wait with a length of 12 clock cycles are inserted. 0 1 1 0 1: Wait with a length of 13 clock cycles are inserted. 0 1 1 1 0: Wait with a length of 14 clock cycles are inserted. 0 1 1 1 1: Wait with a length of 15 clock cycles are inserted. 1 0 0 0 0: Wait with a length of 16 clock cycles are inserted. 1 0 0 0 1: Wait with a length of 17 clock cycles are inserted. 1 0 0 1 0: Wait with a length of 18 clock cycles are inserted. 1 0 0 1 1: Wait with a length of 19 clock cycles are inserted. 1 0 1 0 0: Wait with a length of 20 clock cycles are inserted. 1 0 1 0 1: Wait with a length of 21 clock cycles are inserted. 1 0 1 1 0: Wait with a length of 22 clock cycles are inserted. 1 0 1 1 1: Wait with a length of 23 clock cycles are inserted. 1 1 0 0 0: Wait with a length of 24 clock cycles are inserted. 1 1 0 0 1: Wait with a length of 25 clock cycles are inserted. 1 1 0 1 0: Wait with a length of 26 clock cycles are inserted. 1 1 0 1 1: Wait with a length of 27 clock cycles are inserted. 1 1 1 0 0: Wait with a length of 28 clock cycles are inserted. 1 1 1 0 1: Wait with a length of 29 clock cycles are inserted. 1 1 1 1 0: Wait with a length of 30 clock cycles are inserted. 1 1 1 1 1: Wait with a length of 31 clock cycles are inserted.	R/W
b31 to b29	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. The CSPWWAIT[2:0] value is valid only when the PWENB bit in CSnMOD is set to 1.

Note 2. The CSRWAIT[2:0] value is valid only when the PRENB bit in CSnMOD is set to 1.

Do not attempt to write the CSnWCR1 register while the external bus is being accessed.

Set each of these bits within a range of the restrictions described in section 15.5.7 (1) Limitations on Using Separate Bus Interface or section 15.5.7 (2) Limitations on Using Address/Data Multiplexed Bus Interface, according to the bus interface used.

CSPWAIT[2:0] Bits (Page Write Cycle Wait Select)

These bits specify the number of wait cycles to be inserted into the second and subsequent accesses during a page write cycle.

This setting is enabled when the PWENB bit in CSnMOD is set to 1.

Note: Be sure to satisfy $1 \leq \text{CSnWCR2.WDON}[2:0] \text{ value} \leq \text{CSnWCR2.WRON}[2:0] \text{ value} \leq \text{CSnWCR1.CSPWAIT}[2:0] \text{ value}$ and $\text{CSnWCR2.CSON}[2:0] \text{ value} \leq \text{CSnWCR2.WRON}[2:0] \text{ value} \leq \text{CSnWCR1.CSPWAIT}[2:0] \text{ value}$.

CSPRWAIT[2:0] Bits (Page Read Cycle Wait Select)

These bits specify the number of wait cycles to be inserted into the second and subsequent accesses during a page read cycle.

This setting is enabled when the PRENB bit in CSnMOD is set to 1.

Note: Be sure to satisfy $\text{CSnWCR2.CSON}[2:0] \text{ value} \leq \text{CSnWCR2.RDON}[2:0] \text{ value} \leq \text{CSnWCR1.CSPRWAIT}[2:0] \text{ value}$.

CSWAIT[4:0] Bits (Normal Write Cycle Wait Select)

These bits specify the number of wait cycles to be inserted into the first access during a normal write cycle or page write cycle.

Note: Be sure to satisfy $1 \leq \text{CSnWCR2.WDON}[2:0] \text{ value} \leq \text{CSnWCR2.WRON}[2:0] \text{ value} \leq \text{CSnWCR1.CSWAIT}[4:0] \text{ value}$ and $\text{CSnWCR2.CSON}[2:0] \text{ value} \leq \text{CSnWCR2.WRON}[2:0] \text{ value} \leq \text{CSnWCR1.CSWAIT}[4:0] \text{ value}$.

CSRWAIT[4:0] Bits (Normal Read Cycle Wait Select)

These bits specify the number of wait cycles to be inserted into the first access during a normal read cycle or page read cycle.

Note: Be sure to satisfy $\text{CSnWCR2.CSON}[2:0] \text{ value} \leq \text{CSnWCR2.RDON}[2:0] \text{ value} \leq \text{CSnWCR1.CSRWAIT}[4:0] \text{ value}$.

15.3.6 CSn Wait Control Register 2 (CSnWCR2) (n = 0 to 3)

Address(es): CS0WCR2 0008 3008h, CS1WCR2 0008 3018h, CS2WCR2 0008 3028h, CS3WCR2 0008 3038h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	CSON[2:0]			—	WDON[2:0]			—	WRON[2:0]			—	RDON[2:0]		
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	AWAIT[1:0]		—	WDOFF[2:0]			—	CSWOFF[2:0]			—	CSROFF[2:0]		
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1															

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	CSROFF[2:0]	Read-Access CS Extension Cycle Select	b2 b0 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6 to b4	CSWOFF[2:0]	Write-Access CS Extension Cycle Select	b6 b4 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10 to b8	WDOFF[2:0]	Write Data Output Extension Cycle Select	b10 b8 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b11	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b13, b12	AWAIT[1:0]	Address Cycle Wait Select	b13 b12 0 0: No wait is inserted. 0 1: Wait with a length of 1 clock cycle is inserted. 1 0: Wait with a length of 2 clock cycles are inserted. 1 1: Wait with a length of 3 clock cycles are inserted.	R/W
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b18 to b16	RDON[2:0]	RD Assert Wait Select	b18 b16 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b19	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Bit	Symbol	Bit Name	Description	R/W
b22 to b20	WRON[2:0]	WR Assert Wait Select	b22 b20 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b23	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b26 to b24	WDON[2:0]	Write Data Output Wait Select	b26 b24 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b27	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b30 to b28	CSON[2:0]	CS Assert Wait Select	b30 b28 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b31	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Do not attempt to write the CSnWCR2 register while the external bus is being accessed.

Set each of these bits within a range of the restrictions described in section 15.5.7 (1) Limitations on Using Separate Bus Interface or section 15.5.7 (2) Limitations on Using Address/Data Multiplexed Bus Interface, according to the bus interface used.

CSROFF[2:0] Bits (Read-Access CS Extension Cycle Select)

These bits specify the number of wait cycles to be inserted in a time period from the end of a wait cycle (RD# signal negated) until the CSn# signal (n = 0 to 3) is negated in read access mode.

CSWOFF[2:0] Bits (Write-Access CS Extension Cycle Select)

These bits specify the number of wait cycles to be inserted in a time period from the end of a wait cycle (WRn# signal (n = 0, 1) negated) until the CSn# signal (n = 0 to 3) is negated in write access mode.

Note: Be sure to satisfy CSnWCR2.WDOFF[2:0] value ≤ CSnWCR2.CSWOFF[2:0] value.

WDOFF[2:0] Bits (Write Data Output Extension Cycle Select)

These bits specify the number of wait cycles to be inserted in a time period from the end of a wait cycle (WRn# signal (n = 0, 1) negated) until the write data output is completed in write access mode.

Note: Be sure to satisfy CSnWCR2.WDOFF[2:0] value ≤ CSnWCR2.CSWOFF[2:0] value.

AWAIT[1:0] Bits (Address Cycle Wait Select)

These bits specify the number of wait cycles to be inserted into an address output cycle with the address/data multiplexed I/O interface.

Note: CSnWCR2.CSON[2:0] value \leq CSnWCR2.AWAIT[1:0] value
 For read access, satisfy CSnWCR2.AWAIT[1:0] value + 2 \leq CSnWCR2.RDON[2:0] value \leq CSnWCR1.CSRWAIT[4:0] value.
 For write access, satisfy CSnWCR2.AWAIT[1:0] value + 2 \leq CSnWCR2.WRON[2:0] value \leq CSnWCR1.CSWWAIT[4:0] value and CSnWCR2.AWAIT[1:0] value + 2 \leq CSnWCR2.WDON[2:0] value \leq CSnWCR1.CSWWAIT[4:0] value.

RDON[2:0] Bits (RD Assert Wait Select)

These bits specify the number of wait cycles to be inserted before the RD# signal is asserted.

Note: For normal read access, satisfy CSnWCR2.CSON[2:0] value \leq CSnWCR2.RDON[2:0] value \leq CSnWCR1.CSRWAIT[4:0] value.
 For page read access, satisfy CSnWCR2.CSON[2:0] value \leq CSnWCR2.RDON[2:0] value \leq CSnWCR1.CSPWAIT[2:0] value.
 Note: When the address/data multiplexed I/O interface is selected, satisfy CSnWCR2.AWAIT[1:0] value + 2 \leq CSnWCR2.RDON[2:0] value \leq CSnWCR1.CSRWAIT[4:0] value.

WRON[2:0] Bits (WR Assert Wait Select)

These bits specify the number of wait cycles to be inserted before the WRn# signal (n = 0, 1) is asserted.

Note: For normal write access, satisfy 1 \leq CSnWCR2.WDON[2:0] value \leq CSnWCR2.WRON[2:0] value \leq CSnWCR1.CSWWAIT[4:0] value and CSnWCR2.CSON[2:0] value \leq CSnWCR2.WRON[2:0] value \leq CSnWCR1.CSWWAIT[4:0] value.
 For page write access, satisfy 1 \leq CSnWCR2.WDON[2:0] value \leq CSnWCR2.WRON[2:0] value \leq CSnWCR1.CSPWAIT[2:0] value and CSnWCR2.CSON[2:0] value \leq CSnWCR2.WRON[2:0] value \leq CSnWCR1.CSPWAIT[2:0] value.
 Note: When the address/data multiplexed I/O interface is selected, satisfy CSnWCR2.AWAIT[1:0] value + 2 \leq CSnWCR2.WRON[2:0] value \leq CSnWCR1.CSWWAIT[4:0] value.

WDON[2:0] Bits (Write Data Output Wait Select)

These bits specify the number of wait cycles to be inserted before the write data is output.

Note: For normal write access, satisfy 1 \leq CSnWCR2.WDON[2:0] value \leq CSnWCR2.WRON[2:0] value \leq CSnWCR1.CSWWAIT[4:0] value.
 For page write access, satisfy 1 \leq CSnWCR2.WDON[2:0] value \leq CSnWCR2.WRON[2:0] value \leq CSnWCR1.CSPWAIT[2:0] value.
 Note: When the address/data multiplexed I/O interface is selected, satisfy CSnWCR2.AWAIT[1:0] value + 2 \leq CSnWCR2.WDON[2:0] value \leq CSnWCR1.CSWWAIT[4:0] value.

CSON[2:0] Bits (CS Assert Wait Select)

These bits specify the number of wait cycles to be inserted before the CSn# signal (n = 0 to 3) is asserted.

Note: For normal read access, satisfy CSnWCR2.CSON[2:0] value \leq CSnWCR2.RDON[2:0] value \leq CSnWCR1.CSRWAIT[4:0] value.
 For page read access, satisfy CSnWCR2.CSON[2:0] value \leq CSnWCR2.RDON[2:0] value \leq CSnWCR1.CSPWAIT[2:0] value.
 For normal write access, satisfy CSnWCR2.CSON[2:0] value \leq CSnWCR2.WRON[2:0] value \leq CSnWCR1.CSWWAIT[4:0] value.
 For page write access, satisfy CSnWCR2.CSON[2:0] value \leq CSnWCR2.WRON[2:0] value \leq CSnWCR1.CSPWAIT[2:0] value.
 Note: When the address/data multiplexed I/O interface is selected, satisfy CSnWCR2.CSON[2:0] value \leq CSnWCR2.AWAIT[1:0] value.

15.3.7 Bus Error Status Clear Register (BERCLR)

Address(es): 0008 1300h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	STSCLR
0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b0	STSCLR	Status Clear	0: Invalid 1: Bus error status register cleared	(W)*1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only writing 1 is effective; i.e. writing 0 has no effect.

STSCLR Bit (Status Clear)

Writing 1 to this bit clears the bus error status registers 1 and 2 (BERSR1 and BERSR2).

Writing 0 has no effect. It is read as 0.

15.3.8 Bus Error Monitoring Enable Register (BEREN)

Address(es): 0008 1304h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	TOEN	IGAEN
0	0	0	0	0	0	0	0

Value after reset:


Bit	Symbol	Bit Name	Description	R/W
b0	IGAEN	Illegal Address Access Detection Enable	0: Illegal address access detection is disabled. 1: Illegal address access detection is enabled.	R/W
b1	TOEN	Timeout Detection Enable*1, *2	0: Bus timeout detection is disabled. 1: Bus timeout detection is enabled.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. When detection is disabled (the TOEN bit is set to 0), bus access can cause the bus to freeze.

Note 2. Do not set the TOEN bit to 0 (bus timeout detection disabled) while timeout errors are being detected.

15.3.9 Bus Error Status Register 1 (BERSR1)

Address(es): 0008 1308h




Bit	Symbol	Bit Name	Description	R/W																											
b0	IA	Illegal Address Access	0: Illegal address access not made 1: Illegal address access made	R																											
b1	TO	Timeout	0: Timeout not generated 1: Timeout generated	R																											
b3, b2	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R																											
b6 to b4	MST[2:0]	Bus Master Code	<table style="font-size: small; border: none;"> <tr> <td style="padding-right: 10px;">b6</td> <td style="padding-right: 10px;">b4</td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>0: CPU</td> </tr> <tr> <td>0</td> <td>0</td> <td>1: Reserved</td> </tr> <tr> <td>0</td> <td>1</td> <td>0: Reserved</td> </tr> <tr> <td>0</td> <td>1</td> <td>1: DTC/DMAC</td> </tr> <tr> <td>1</td> <td>0</td> <td>0: Reserved</td> </tr> <tr> <td>1</td> <td>0</td> <td>1: Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>0: Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>1: Reserved</td> </tr> </table>	b6	b4		0	0	0: CPU	0	0	1: Reserved	0	1	0: Reserved	0	1	1: DTC/DMAC	1	0	0: Reserved	1	0	1: Reserved	1	1	0: Reserved	1	1	1: Reserved	R
b6	b4																														
0	0	0: CPU																													
0	0	1: Reserved																													
0	1	0: Reserved																													
0	1	1: DTC/DMAC																													
1	0	0: Reserved																													
1	0	1: Reserved																													
1	1	0: Reserved																													
1	1	1: Reserved																													
b7	—	Reserved	This bit is read as 0. Writing to this bit has no effect.	R																											

MST[2:0] Bits (Bus Master Code)

These bits indicate the bus master that accessed a bus when a bus error occurred.

15.3.10 Bus Error Status Register 2 (BERSR2)

Address(es): 0008 130Ah



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b15 to b3	ADDR[12:0]	Bus Error Occurrence Address	The upper 13 bits of an address that was accessed when a bus error occurred (in units of 512 Kbytes).	R

15.3.11 Bus Priority Control Register (BUSPRI)

Address(es): 0008 1310h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	BPEB[1:0]	BPFB[1:0]	BPHB[1:0]	BPGB[1:0]	BPIB[1:0]	BPRO[1:0]	BPRA[1:0]							
Value after reset:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	BPRA[1:0]	Memory Bus 1 and 3 (RAM/ECCRAM) Priority Control	b1 b0 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(W) *1
b3, b2	BPRO[1:0]	Memory Bus 2 (Code Flash Memory) Priority Control	b3 b2 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(W) *1
b5, b4	BPIB[1:0]	Internal Peripheral Bus 1 Priority Control	b5 b4 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(W) *1
b7, b6	BPGB[1:0]	Internal Peripheral Bus 2 and 3 Priority Control	b7 b6 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(W) *1
b9, b8	BPHB[1:0]	Internal Peripheral Bus 4 Priority Control	b9 b8 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(W) *1
b11, b10	BPFB[1:0]	Internal Peripheral Bus 6 Priority Control	b11 b10 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(W) *1
b13, b12	BPEB[1:0]	External Bus Priority Control	b13 b12 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(W) *1
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. These bits can be written to only once while the DTC and DMAC are written to more than one time, the operation is not guaranteed.

BPRA[1:0] Bits (Memory Bus 1 and 3 (RAM/ECCRAM) Priority Control)

These bits specify the priority order for memory bus 1 (RAM) and memory bus 3 (ECCRAM).

When the priority order is fixed, internal main bus 2 has priority over CPU buses (instruction and operand buses).

When the priority order is toggled, the bus from which a request has currently been accepted has the lower priority.

BPRO[1:0] Bits (Memory Bus 2 (Code Flash Memory) Priority Control)

These bits specify the priority order for memory bus 2 (code flash memory).

When the priority order is fixed, internal main bus 2 has priority over CPU buses (instruction and operand buses).

When the priority order is toggled, the bus from which a request has currently been accepted has the lower priority.

BPIB[1:0] Bits (Internal Peripheral Bus 1 Priority Control)

These bits specify the priority order for internal peripheral bus 1.

When the priority order is fixed, internal main bus 2 has priority over internal main bus 1.

When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted.

BPGB[1:0] Bits (Internal Peripheral Bus 2 and 3 Priority Control)

These bits specify the priority order for internal peripheral buses 2 and 3.

When the priority order is fixed, internal main bus 2 has priority over internal main bus 1.

When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted.

BPHB[1:0] Bits (Internal Peripheral Bus 4 Priority Control)

These bits specify the priority order for internal peripheral bus 4.

When the priority order is fixed, internal main bus 2 has priority over internal main bus 1.

When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted.

BPFB[1:0] Bits (Internal Peripheral Bus 6 Priority Control)

These bits specify the priority order for internal peripheral bus 6.

When the priority order is fixed, internal main bus 2 has priority over internal main bus 1.

When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted.

BPEB[1:0] Bits (External Bus Priority Control)

These bits specify the priority order for the external bus.

When the priority order is fixed, the order is internal main bus 2, and then internal main bus 1.

When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted, between internal main bus 1 and internal main bus 2.

15.4 Endian and Data Alignment

The external bus has a data-alignment function to control which byte of the data bus (D15 to D8, or D7 to D0) is used according to the bus specifications of the area to be accessed (8-bit or 16-bit bus space), data size, and endian format when accessing the external address space (the CS area).

15.4.1 Data Alignment Control for CS Area

(1) 16-Bit Bus Space

When a 16-bit width is selected for a bus space by the BSIZE[1:0] bits in CSnCR, the address buses A20 to A1 are enabled to output address signals in units of 16 bits, and the address bus A0 is disabled (always output the low level). When byte strobe mode is selected (the WRMOD bit = 0 in CSnMOD), the WR0# and WR1# pins are enabled. The BC0# and BC1# pins are not used.

When single write strobe mode is selected (the WRMOD bit = 1 in CSnMOD), only the WR0# pin is enabled and always outputs the low level during write access, regardless of the data size. Here, the WR1# pin is invalid (always output the high level). The valid byte position is indicated by the BC0# and BC1# pins.

In 16-bit bus space, page access can occur in access to data in 32-bit units. Specifically, page access can occur when an access does not spread over a 32-bit boundary and causes no change in BC0# and BC1# signals. The situations in which page access occurs are indicated by the letter (p) in Figure 15.6 and Figure 15.7.

In 16-bit bus space, the valid positions of data external to the chip and of control signals differ according to whether the endian is big or little.

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address	Data Bus			
						D15	D8	D7	D0
8 bits	4n	One	First	8 bits	4n	7 0			
	4n+1	One	First	8 bits	4n	7 0			
	4n+2	One	First	8 bits	4n+2	7 0			
	4n+3	One	First	8 bits	4n+2	7 0			
16 bits	4n	One	First	16 bits	4n	15 8 7 0			
	4n+1	Two	First	8 bits	4n	7 0			
			Second	8 bits	4n+2	15 8			
	4n+2	One	First	16 bits	4n+2	15 8 7 0			
4n+3	Two	First	8 bits	4n+2	7 0				
		Second	8 bits	4n+4	15 8				
32 bits	4n	Two	First	16 bits	4n	15 8 7 0			
			Second	16 bits	4n+2 (p)	31 24 23 16			
	4n+1	Three	First	8 bits	4n	7 0			
			Second	16 bits	4n+2	23 16 15 8			
			Third	8 bits	4n+4	31 24			
	4n+2	Two	First	16 bits	4n+2	15 8 7 0			
			Second	16 bits	4n+4	31 24 23 16			
	4n+3	Three	First	8 bits	4n+2	7 0			
Second			16 bits	4n+4	23 16 15 8				
Third			8 bits	4n+6	31 24				

(p): Page access (only when page access is enabled with the PRENB and PWENB bits in CSnMOD)

Figure 15.6 Data Alignment (Little Endian) in 16-Bit Bus Space

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address	Data Bus			
						D15	D8	D7	D0
8 bits	4n	One	First	8 bits	4n	[7 0]			
	4n+1	One	First	8 bits	4n	[7 0]			
	4n+2	One	First	8 bits	4n+2	[7 0]			
	4n+3	One	First	8 bits	4n+2	[7 0]			
16 bits	4n	One	First	16 bits	4n	[15 8 7 0]			
	4n+1	Two	First	8 bits	4n	[15 8]			
			Second	8 bits	4n+2	[7 0]			
	4n+2	One	First	16 bits	4n+2	[15 8 7 0]			
4n+3	Two	First	8 bits	4n+2	[15 8]				
		Second	8 bits	4n+4	[7 0]				
32 bits	4n	Two	First	16 bits	4n	[31 24 23 16]			
			Second	16 bits	4n+2 (p)	[15 8 7 0]			
	4n+1	Three	First	8 bits	4n	[31 24]			
			Second	16 bits	4n+2	[23 16 15 8]			
			Third	8 bits	4n+4	[7 0]			
	4n+2	Two	First	16 bits	4n+2	[31 24 23 16]			
			Second	16 bits	4n+4	[15 8 7 0]			
	4n+3	Three	First	8 bits	4n+2	[31 24]			
Second			16 bits	4n+4	[23 16 15 8]				
Third			8 bits	4n+6	[7 0]				

(p): Page access (only when page access is enabled with the PRENB and PWENB bits in CSnMOD)

Figure 15.7 Data Alignment (Big Endian) in 16-Bit Bus Space

(2) 8-Bit Bus Space

When an 8-bit bus space is selected by the BSIZE[1:0] bits in CSnCR, the address buses A20 to A0 are enabled to output address signals in byte units.

In 8-bit bus space, only the WR0# pin is valid regardless of write access mode, and always outputs the low level during write access. The WR1# pin, and the BC0# and BC1# pins are not used.

Page access can occur in access to data in 16- or 32-bit units. Specifically, page access can occur when an access does not spread over a 32-bit boundary. The situations in which page access occurs are indicated by the letter (p) in Figure 15.8 and Figure 15.9.

In 8-bit bus space, the valid positions of data external to the chip are D7 to D0 and WR0# is used as the control signal, regardless of the endian mode.

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address	Data Bus			
						D15	D8	D7	D0
8 bits	4n	One	First	8 bits	4n	7		0	
	4n+1	One	First	8 bits	4n+1	7		0	
	4n+2	One	First	8 bits	4n+2	7		0	
	4n+3	One	First	8 bits	4n+3	7		0	
16 bits	4n	Two	First	8 bits	4n	7		0	
			Second	8 bits	4n+1 (p)	15		8	
	4n+1	Two	First	8 bits	4n+1	7		0	
			Second	8 bits	4n+2 (p)	15		8	
	4n+2	Two	First	8 bits	4n+2	7		0	
			Second	8 bits	4n+3 (p)	15		8	
	4n+3	Two	First	8 bits	4n+3	7		0	
			Second	8 bits	4n+4	15		8	
32 bits	4n	Four	First	8 bits	4n	7		0	
			Second	8 bits	4n+1 (p)	15		8	
			Third	8 bits	4n+2 (p)	23		16	
			Fourth	8 bits	4n+3 (p)	31		24	
	4n+1	Four	First	8 bits	4n+1	7		0	
			Second	8 bits	4n+2 (p)	15		8	
			Third	8 bits	4n+3 (p)	23		16	
			Fourth	8 bits	4n+4	31		24	
	4n+2	Four	First	8 bits	4n+2	7		0	
			Second	8 bits	4n+3 (p)	15		8	
			Third	8 bits	4n+4	23		16	
			Fourth	8 bits	4n+5 (p)	31		24	
	4n+3	Four	First	8 bits	4n+3	7		0	
			Second	8 bits	4n+4	15		8	
			Third	8 bits	4n+5 (p)	23		16	
			Fourth	8 bits	4n+6 (p)	31		24	

(p): Page access (only when page access is enabled with the PRENB and PWENB bits in CSnMOD)

Figure 15.8 Data Alignment (Little Endian) in 8-Bit Bus Space

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address	WR1#/BC1# WR0#/BC0#		RD#		Data Bus			
						D15	D8	D7	D0				
8 bits	4n	One	First	8 bits	4n					7			0
	4n+1	One	First	8 bits	4n+1					7			0
	4n+2	One	First	8 bits	4n+2					7			0
	4n+3	One	First	8 bits	4n+3					7			0
16 bits	4n	Two	First	8 bits	4n					15			8
			Second	8 bits	4n+1 (p)					7			0
	4n+1	Two	First	8 bits	4n+1					15			8
			Second	8 bits	4n+2 (p)					7			0
	4n+2	Two	First	8 bits	4n+2					15			8
			Second	8 bits	4n+3 (p)					7			0
	4n+3	Two	First	8 bits	4n+3					15			8
			Second	8 bits	4n+4					7			0
32 bits	4n	Four	First	8 bits	4n					31			24
			Second	8 bits	4n+1 (p)					23			16
			Third	8 bits	4n+2 (p)					15			8
			Fourth	8 bits	4n+3 (p)					7			0
	4n+1	Four	First	8 bits	4n+1					31			24
			Second	8 bits	4n+2 (p)					23			16
			Third	8 bits	4n+3 (p)					15			8
			Fourth	8 bits	4n+4					7			0
	4n+2	Four	First	8 bits	4n+2					31			24
			Second	8 bits	4n+3 (p)					23			16
			Third	8 bits	4n+4					15			8
			Fourth	8 bits	4n+5 (p)					7			0
	4n+3	Four	First	8 bits	4n+3					31			24
			Second	8 bits	4n+4					23			16
			Third	8 bits	4n+5 (p)					15			8
			Fourth	8 bits	4n+6 (p)					7			0

(p): Page access (only when page access is enabled with the PRENB and PWENB bits in CSnMOD)

Figure 15.9 Data Alignment (Big Endian) in 8-Bit Bus Space

15.5 Operation of CS Area Controller

15.5.1 Separate Bus

The various periods in the timing charts are described below.

The CS area controller (CSC) operates in synchronization with the external bus clock (BCLK). The operation cycles, such as wait cycles specified with the CSC register, are counted on BCLK. In the following description, frequencies of BCLK and BCLK pin output are the same, unless otherwise noted.

Access via the external bus starts at the same point as the output of a rising edge on the BCLK pin. However, if the external bus clock (BCLK) and the output on the BCLK pin are at different frequencies so that a single request from a bus master for transfer leads to two or more rounds of access via the external bus, the wait settings may cause the start of access for the second and subsequent rounds to coincide with the falling edge of the output on the BCLK pin (see Figure 15.15 to Figure 15.19). If recovery cycles are inserted for bus access, the setting for the number of recovery cycles may also cause the start of access for the second and subsequent rounds to coincide with the falling edge of the output on the BCLK pin (see Figure 15.35).

(a) Tw1 to Twn (Clock Cycles of Waiting for a Normal Read Cycle or Normal Write Cycle)

The period Tw1 to Twn is made up of the number of clock cycles between the start of access via the external bus clock and one cycle before the strobe signal is valid. The number of cycles are selectable within the range from zero to 31. Within this period, the timing of CSn#, RD#, and WRn# assertion (placing the signals at the low level) is determined by the respective wait settings. Specifically, the periods of waiting are controlled by the CS assert wait select bits (CSON[2:0]), the RD assert wait select bits (RDON[2:0]), the WR assert wait select bits (WRON[2:0]), and the write data output wait select bits (WDON[2:0]) in CSn wait control register 2 (CSnWCR2). The number of clock cycles for each of these periods of waiting is selectable as a value from zero to seven counted from the start of external bus access. Selectable numbers of cycles are also within the overall number of clock cycles of waiting for reading or writing.

(b) Tend (Clock Cycle where the Strobe Signal is Valid)

Tend is the next clock cycle after completion of the period of waiting for a normal cycle of reading or writing or for a cycle of page reading or page writing. If each wait select bit for a normal cycle of reading or writing or for a cycle of page reading or page writing is zero, the clock cycle where bus access starts is the clock cycle where the strobe signal is valid. The RD# and WRn# signals are negated in the next clock cycle after the cycle where the strobe signal is valid. In the case of read access, the clock cycle where the strobe signal is valid becomes the clock cycle where the data to be read are sampled.

If an external wait is enabled, the wait signal is sampled at the time of the cycle where the strobe signal is valid. The bus cycle is extended if the wait signal is at the low level. The bus cycle is completed in the next clock cycle if the wait signal is at the high level. Tend indicates the cycle where sampling of the wait signal starts.

After the first cycle where the strobe signal is valid during page access, second and subsequent page access operations (point (e) below) start in the next cycle except in cases of write access where a setting (other than zero) for write-data output extension clock cycles (point (d) below) has been made. If the setting for the RD or WR assertion wait is a value other than zero, the RD# and WRn# signals are negated in the next clock cycle. If the setting is zero, assertion continues. Furthermore, the CSn# signal continues to be asserted rather than being negated.

(c) Tn1 to Tnm (Clock Cycles of CS Extension)

In the case of normal access, Tn1 to Tnm represent the clock cycles of the period following the cycle where the strobe signal is valid (Tend) up to negation of the CSn# signal. For read or write access, the timing of negation can be controlled by the read-access CS extension cycle select bits (CSROFF[2:0]) and the write-access CS extension cycle select bits (CSWOFF[2:0]) in the CSn wait control register 2 (CSnWCR2), respectively.

The number of cycles are counted from the cycle following the cycle where the strobe signal is valid.

In the case of page access, Tn1 to Tnm represent the clock cycles of the period for the cycle following the last cycle where the strobe signal is valid up to negation of the CSn# signal.

For write access, setting the write data output extension cycle select bits (WDOFF) controls extension of the period where the address and output data are valid.

(d) Tdw1 to Tdwn (Write-Data Output Extension Clock Cycles)

For write access, if the setting for write-data output extension wait is a value other than zero, clock cycles of write-data output extension are inserted from the cycle that follows the cycle where the strobe signal is valid (Tend).

In the case of normal access, this is inserted within the period of clock cycles of CS extension (point (c) above).

In the case of page access, this is inserted within the period of the cycle where the strobe signal is valid and subsequent page access or within the period of clock cycles of CS extension (point (c) above). Valid address and data output are extended over this period, and the WRn# signal is negated.

(e) Tpw1 to TpwN (Page-Read Cycle Wait or Page-Write Cycle Wait)

For the second and subsequent bus cycles during page access, the values for a page-read cycle wait or page-write cycle wait are used instead of the settings for a normal read or write cycle wait. Setting the WR assert wait select bits becomes enabled in the same way as for the first round of access. How the setting for RD assertion controls operation depends on the setting for page-read access mode (the PRMOD bit in CSnMOD) as described below.

CSnMOD.PRMOD = 0: A wait until RD assertion is inserted in the same way as for the first round of access, and the RD# signal is negated.

CSnMOD.PRMOD = 1: Although a wait until RD assertion is inserted in the same way as for normal-access compatibility mode, the RD# signal continues to be asserted over this period.

(f) Tr1 to Trn (Recovery Cycles)

Recovery cycles can be inserted from the point where a bus cycle is completed (CSn# signal negation). The number of recovery cycles can be controlled by the setting of the read recovery (RRCV) or write recovery (WRCV) bits in the CSn recovery cycle register (CSnREC). Both numbers of recovery cycles are counted from the end of a bus cycle (CSn# negation) and can be selected from 0 to 15 cycles. For details on recovery cycles, see section 15.5.4, Insertion of Recovery Cycles.

(1) Normal Access

When the PRENB and PWENB bits in CSnMOD are set to 0 to disable page-read and page-write access, respectively, all bus accesses will take the form of normal read and write operations.

Even when the PRENB and PWENB bits in CSnMOD are set to 1 to enable page-read and page-write access, respectively, bus access other than page access will take the form of normal read and write operations.

Figure 15.10 to Figure 15.12 show the normal access operations.




Figure 15.10 Bus Timing (Normal-Read Operation) (n = 0 to 3, m = 0, 1)




Figure 15.11 Bus Timing (Normal-Write Operation, Single Write Strobe Mode) (n = 0 to 3, m = 0, 1)




Figure 15.12 Example of Normal Access Operation (Read/Write) (n = 0 to 3, m = 0, 1)

When two or more rounds of external bus access are required in response to a single request for transfer from a bus master, normal access operations (steps (a) to (d) above) are repeated. Figure 15.13 and Figure 15.14 show examples of operations when two rounds of bus access are generated in response to a single request for transfer. If the recovery cycle insertion condition is satisfied, recovery cycles (step (f) above) are also inserted in the second and subsequent external bus accesses (see Figure 15.33).

The values of the wait control registers are example settings. In practice, set the register bits according to the specifications of connected devices.




Figure 15.13 Example of Normal-Read Operation
 (when Two Rounds of Bus Access are Generated in Response to a Single Request for Transfer)
 (n = 0 to 3, m = 0, 1)




Figure 15.14 Example of Normal-Write Operation
 (when Two Rounds of Bus Access are Generated in Response to a Single Request for Transfer, in Single Write Strobe Mode)
 (n = 0 to 3, m = 0, 1)

Figure 15.15 to Figure 15.19 show examples of normal accesses made with the 1/2 BCLK selected with the BCLK pin output select bit.




Figure 15.15 Example of Normal Access
(when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit) (n = 0 to 3, m = 0, 1)




Figure 15.16 Example of Normal-Read Operation
(when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit) (n = 0 to 3, m = 0, 1)




Figure 15.17 Example of Normal-Write Operation
 (when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit) (n = 0 to 3, m = 0, 1)




Figure 15.18 Example of Normal-Read Operation
 (when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit and Two Rounds of Bus Access are Generated in Response to a Single Request for Transfer) (n = 0 to 3, m = 0, 1)




Figure 15.19 Example of Normal-Write Operation
(when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit and Two Rounds of Bus Access are Generated in Response to a Single Request for Transfer) (n = 0 to 3, m = 0, 1)

(2) Page Access

When the PRENB and PWENB bits in CSnMOD are set to 1 to enable page-read and page-write access, respectively, the bus access for page access operations becomes page reading and writing. Specifically, page access can occur when two or more rounds of external bus access are required for a single transfer request from the bus master. However, normal access is made when the split accesses are not aligned or the access spreads over the 32-bit boundary. See Figure 15.6 to Figure 15.9 for the conditions under which page access occurs.

Figure 15.20 and Figure 15.21 show examples of page access operations.




Figure 15.20 Page-Read Access Timing (n = 0 to 3, m = 0, 1)




Figure 15.21 Page-Write Access Timing (n = 0 to 3, m = 0, 1)

Figure 15.22 and Figure 15.23 show examples of operations for access to a 16-bit bus space in 32 bits. The values of the wait control registers are example settings. In practice, the register settings will correspond to the specifications of connected devices.




Figure 15.22 Example of Page-Read Access Operation (when 16-Bit Bus Space is Accessed in 32 Bits) (n = 0 to 3)




Figure 15.23 Example of Page-Write Access Operation
 (when 16-Bit Bus Space is Accessed in 32 Bits, in Single Write Strobe Mode) (n = 0 to 3)

Figure 15.24 and Figure 15.25 show examples of page access operations performed with the 1/2 BCLK selected with the BCLK pin output select bit.




Figure 15.24 Example of Page Read Access Operation
 (when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit and Two Rounds of Bus Access are Generated in Response to a Single Request for Transfer) (n = 0 to 3)




Figure 15.25 Example of Page Write Access Operation
 (when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit and Two Rounds of Bus Access are Generated in Response to a Single Request for Transfer, in Single Write Strobe Mode)
 (n = 0 to 3)

15.5.2 Address/Data Multiplexed Bus

When the address/data multiplexed I/O interface select bit (MPXEN) in CSnCR is set to 1, addresses and data can be multiplexing input/output to/from the D15 to D0 pins in the corresponding area. Using this function enables direct connection of this MCU to peripheral LSIs requiring address/data multiplexing. When 8-bit width is selected with the BSIZE[1:0] bits in CSnCR, D7 to D0 are multiplexed with A7 to A0. When 16-bit width is selected, D15 to D0 are multiplexed with A15 to A0. In the address/data multiplexed I/O space, accesses are controlled with the ALE, RD#, WRn#, and BCn# signals.

Byte strobe mode or single-write strobe mode is selectable in the same way as for a separate bus. However, with regard to the BCn# signals within the address cycle, the byte-control signal is output for the data being read or written.

During the address/data multiplexed I/O space access, after the number of wait cycles specified by the address cycle wait select bits (AWAIT[1:0]) in CSnWCR2 is inserted in the address output cycle, data access is performed.

- Ta1 to Tan (Address Cycle Wait)

The period Ta1 to Tan is valid only when the address/data multiplexed I/O space is specified. This period is made up of the number of clock cycles between the start of external bus access and one cycle before the address latch (ALE) signal is negated. The number of cycles are selectable within the range from zero to three. Addresses are output until the next cycle of ALE signal negation (address cycle). The timing of ALE signal is the same as that of CS# assertion. After the address cycle, a data cycle is started. CSnWCR1 and CSnWCR2 should be set so that an address cycle and a data cycle do not overlap.

Page access to the address/data multiplexed I/O space is invalid. When the PRENB or PWENB bit in CSnMOD is set to 1 to enable page-read or page-write access, these settings are ignored and normal read or write operation is performed.

Figure 15.26 to Figure 15.28 show examples of operations with the address/data multiplexed I/O interface.




Figure 15.26 Example of Read Access Operation with Address/Data Multiplexed I/O Interface




Figure 15.27 Example of Write Access Operation with Address/Data Multiplexed I/O Interface (m = 0, 1)




Figure 15.28 Example of Bus Timing with Address/Data Multiplexed I/O Interface (m = 0, 1)

15.5.3 External Wait Function

Wait cycles can be extended by the WAIT# signal over the length of normal access cycle wait (specified by the CSWAIT[4:0] and CSWAIT[4:0] bits in CSnWCR1) and page access cycle wait (specified by the CSPRWAIT[2:0] and CSPRWAIT[2:0] bits in CSnWCR1).

When external wait is enabled (the EWENB bit = 1 in CSnMOD), wait cycles are inserted while the WAIT# signal is held low. When external wait is disabled (the EWENB bit = 0 in CSnMOD), the WAIT# signal has no effect.

All wait cycles specified in CSnWCR1 are inserted independently of the WAIT# signal.

(1) Normal Access

Sampling of the WAIT# signal begins upon completion of the wait cycle (Tend) specified in CSnWCR1. The bus cycle is extended while the WAIT# signal is held low. The wait cycle ends (Tend) at the next cycle after the WAIT# signal becomes high.

(2) Page Access

The first access operation is the same as the normal access operation. Sampling of the WAIT# signal begins upon completion of the wait cycle (Tend) specified in the CSnWCR1 register. The bus cycle is extended while the WAIT# signal is held low. The wait cycle ends (Tend) at the next cycle after the WAIT# signal becomes high.

With respect to the second and subsequent accesses, sampling of the WAIT# signal begins upon completion of the wait cycle of the page access (Tend). The wait cycle of the page access is extended while the WAIT# signal is held low, and ends (Tend) at the next cycle after the WAIT# signal becomes high.

Figure 15.29 and Figure 15.30 show examples of external wait insertion timing with the separate bus interface.




Figure 15.29 Example of External Wait Timing (Page-Read Access to 16-Bit Bus Space) (n = 0 to 3, m = 0, 1)




Figure 15.30 Example of External Wait Timing (Page-Write Access to 16-Bit Bus Space, in Byte Strobe Mode) (n = 0 to 3, m = 0, 1)

(3) Address/Data Multiplexed I/O Interface

In a data cycle with the address/data multiplexed I/O interface, programmed waits and pin waits using the WAIT pin can be inserted in the same way as that with the separate bus interface.

Address cycles are not affected by the wait control settings. Figure 15.31 shows an example of external wait insertion timing with the address/data multiplexed I/O interface.




Figure 15.31 Example of External Wait Insertion Timing with Address/Data Multiplexed I/O Interface (m = 0, 1)

15.5.4 Insertion of Recovery Cycles

Recovery cycles can be inserted between consecutive rounds of external bus access by setting the recovery cycle insertion enable bit in CSRECEN to 1.

The number of recovery cycles to be inserted after read cycles and write cycles can be separately set for each area using CSnREC. When the preceding bus cycle is a write access, the number of write recovery cycles should be set with the WRCV[3:0] bits for the area. When the preceding bus cycle is a read access, the number of read recovery cycles should be set with the RRCV[3:0] bits for the area. For example, when CS1 read access occurs after CS0 read access, the number of recovery cycles to be inserted between them is set by the RRCV[3:0] bits in CS0REC.

Recovery cycles can be inserted on any of the following eight conditions. The recovery cycle insertion can be enabled or disabled with the RCVENj (j = 0 to 7) in CSRECEN when the preceding bus access is a separate bus access, and with RCVENMj (j = 0 to 7) when the preceding bus access is an address/data multiplexed bus access.

- After a read access to the external bus, a read access is made to the external bus in the same area.
- After a read access to the external bus, a read access is made to the external bus in a different area.
- After a read access to the external bus, a write access is made to the external bus in the same area.
- After a read access to the external bus, a write access is made to the external bus in a different area.
- After a write access to the external bus, a read access is made to the external bus in the same area.
- After a write access to the external bus, a read access is made to the external bus in a different area.
- After a write access to the external bus, a write access is made to the external bus in the same area.
- After a write access to the external bus, a write access is made to the external bus in a different area.

The recovery cycle starts at the end of the preceding bus cycle, i.e. when the CSn# signal (n = 0 to 3) is negated. A high-level period of the CSn# signal is inserted for the specified recovery cycle period starting from this point.

The CSn# signal for the next round of bus access is asserted immediately after the end of recovery cycles in the fastest case. Even if the next request for access to an external address space is generated during the recovery period, the next round of access over the external bus will start immediately after the end of recovery cycles.

When two or more external bus access cycles are required for a single transfer request from a bus master and the recovery cycle insertion condition is satisfied, recovery cycles are also inserted between these bus access cycles. However, when page read access is enabled (CSnMOD.PRENB = 1) or page write access is enabled (CSnMOD.PWENB = 1), recovery cycles are not inserted except after the last bus access cycle of the transfer even if the recovery cycle insertion condition is satisfied (Figure 15.34).

Similarly, during normal accesses with page access enabled, recovery cycles are not inserted between bus access cycles but inserted only after the last bus access cycle of the transfer.

With the address/data multiplexed I/O interface, when the recovery cycle insertion condition is satisfied, recovery cycles are inserted between bus access cycles regardless of the page access enable setting.

Figure 15.32 to Figure 15.34 show examples of recovery cycle insertion with the separate bus interface.




Figure 15.32 Example of Recovery Cycle Insertion with Separate Bus Interface (m = 0, 1)




Figure 15.33 Example of Recovery Cycle Insertion When a Bus Access is Split (with Separate Bus Interface, Normal Access) (m = 0, 1)




Figure 15.34 Example of Recovery Cycle Insertion When a Bus Access is Split (with Separate Bus Interface, Page Access) (m = 0, 1)

Figure 15.35 shows examples of operations when the BCLK pin output selection bits are set for frequency-division of BCLK by 2.




Figure 15.35 Example of Operation for Recovery Cycles when the BCLK Pin Output Selection Bits are Set for Frequency-Division of BCLK by 2 (For the Case of Normal Access through a Separate Bus Interface) (m = 0, 1)

With the address/data multiplexed I/O interface, recovery cycles are inserted in the same way as that with the separate bus interface. Figure 15.36 and Figure 15.37 show examples of recovery cycle insertion with the address/data multiplexed I/O interface.




Figure 15.36 Example of Recovery Cycle Insertion with Address/Data Multiplexed I/O Interface (m = 0, 1)




Figure 15.37 Example of Recovery Cycle Insertion When a Bus Access is Split with Address/Data Multiplexed I/O Interface (m = 0, 1)

15.5.5 No Access State

When no external address space is accessed, CSn#, BCn#, WRn#, and RDn# signals are high, ALE signal is low, and D15 to D0 are in the high-impedance state.

15.5.6 Write Buffer Function (External Bus)

The internal main bus is released by writing data to the write buffer before the write access is completed, which allows the next round of bus access to start. However, if the following round of bus access is to an external address space or to a register of the external bus controller, it is suspended until the external bus operations already in progress are completed. Figure 15.38 shows an example of operation when the write-buffer function is in use. When this function is in use, if the next operation after an external write is internal access, the internal access (access to on-chip memory or a peripheral module) is executed in parallel with the external write, i.e. without waiting for completion of the latter operation.




Figure 15.38 Example of Operation when the Write-Buffer Function is in Use

15.5.7 Limitations

(1) Limitations on Using Separate Bus Interface

- Limitations that apply to various bits of CSn wait control register 1 (CSnWCR1) and CSn wait control register 2 (CSnWCR2) at the times of normal and page accesses are listed in Table 15.9.

Even if the setting of the page-read access enable bit in the CSn mode register or the page-write access enable bit in the CSn mode register selects permission (CSnMOD.PRENB = 1 or CSnMOD.PWENB = 1), the first round of access for page access and the access that does not fall within the scope of page access are normal access operation, and thus limitations on normal access must be satisfied.

Table 15.9 Limitations at the Time of Normal and Page Access

Limitations at the Time of Normal Access		Limitations at the Time of Page Access	
Reading	Writing	Reading	Writing
CSN[2:0] ≤ CSRWAIT	1 ≤ WDN[2:0]	CSN[2:0] ≤ CSPRWAIT	1 ≤ WDN[2:0]
RDON[2:0] ≤ CSRWAIT	CSN[2:0] ≤ CSWWAIT	RDON[2:0] ≤ CSPRWAIT	CSN[2:0] ≤ CSPWWAIT
CSN[2:0] ≤ RDON	WRON[2:0] ≤ CSWWAIT	CSN[2:0] ≤ RDON	WRON[2:0] ≤ CSPWWAIT
	WDON[2:0] ≤ CSWWAIT		WDON[2:0] ≤ CSPWWAIT
	WDOFF[2:0] ≤ CSWOFF		WDOFF[2:0] ≤ CSWOFF
	WDON[2:0] ≤ WRON		WDON[2:0] ≤ WRON
	CSN[2:0] ≤ WRON		CSN[2:0] ≤ WRON

- When two or more external bus access cycles are required for a single transfer request from a bus master and the recovery cycle insertion condition is satisfied with page read access enabled (CSnMOD.PRENB = 1) or page write access enabled (CSnMOD.PWENB = 1), recovery cycles are not inserted between bus access cycles but inserted only after the last bus access cycle of the transfer.

(2) Limitations on Using Address/Data Multiplexed Bus Interface

In the address/data multiplexed I/O space, page accesses are invalid. If a page access setting is specified, the setting is ignored and the normal read or write operation is performed.

Table 15.10 Limitations at the Time of Normal and Page Access

Limitations at the Time of Normal Access	
Reading	Writing
$CSON[2:0] \leq CSRWAIT$	$CSON[2:0] \leq CSWWAIT$
$RDON[2:0] \leq CSRWAIT$	$WRON[2:0] \leq CSWWAIT$
$CSON[2:0] \leq RDON$	$WDON[2:0] \leq CSWWAIT$
$AWAIT[1:0] + 2 \leq RDON$	$WDOFF[2:0] \leq CSWOFF$
$CSON[2:0] \leq AWAIT$	$WDON[2:0] \leq WRON$
	$CSON[2:0] \leq WRON$
	$AWAIT[1:0] + 2 \leq WRON$
	$AWAIT[1:0] + 2 \leq WDON$
	$CSON[2:0] \leq AWAIT$

(3) Limitation when a Pin is Multiplexed between A0 and BC0# Functions

When the A0 and BC0# pin functions share the same pin, setting the single write strobe mode is prohibited in the 8-bit bus space; otherwise the operation is not guaranteed.

(4) Limitations when 1/2 BCLK is Selected with BCLK Pin Output Select Bit

When 1/2 BCLK is selected through the BCLK pin output select bit, the external bus access cycle starts at the rising edge of the BCLK pin output. However, when two or more external bus access cycles are generated for a single transfer request from a bus master, the second or subsequent external bus access cycle may start at the falling edge of the BCLK pin output depending on the wait cycle settings. Make appropriate register settings according to the specifications of the device to be connected.

(5) Prohibition of Access that Spans Areas of Address Space

Single access that spans several areas of the address space is prohibited, and operation of such an access is not guaranteed. Setting must be made so that two areas are not accessed at the same time by a single word or longword access.

(6) Restrictions on RMPA and String-Manipulation Instructions

- Although the external space has a per-area ending-switching facility (only for data), the allocation of data to be handled by RMPA or string-manipulation instructions to an area where the endian differs from that of the chip is prohibited, and operation is not guaranteed if this restriction is not observed. If data to be handled by RMPA or string-manipulation instructions are allocated to the external space, they must be allocated to areas where the endian setting is the same as that for the chip.
- The allocation of data to be handled by RMPA or string-manipulation instructions to I/O registers is prohibited, and operation is not guaranteed if this restriction is not observed.

(7) Restriction on Instruction Code

When the endian setting for each area is different from that for the chip, no instruction code can be allocated in the area. The instruction code should be allocated to the external space whose endian setting is the same as that for the chip.

15.6 Bus Error Monitoring Section

The bus error monitoring section monitors the individual areas for bus errors, and when a bus error occurs, the error is indicated to the bus master.

15.6.1 Types of Bus Error

There are two types of bus error: illegal address access and timeout.

Illegal address access is the detection of illegal access to an area, and time-out is the detection of a bus-access operation not being completed within 768 cycles.

15.6.1.1 Illegal Address Access

When the illegal address access detection enable bit (IGAEN) in the bus error monitoring enable register (BEREN) is set to 1, access of the following types leads to illegal address access errors.

- Access to areas of external space for which operation has been disabled (CSnCR.EXENB = 0)
- With respect to areas other than those described above, access to illegal address ranges
The address ranges where access will lead to illegal address access errors are indicated in Table 15.11.

15.6.1.2 Timeout

When the timeout detection enable bit (TOEN) in the bus error monitoring enable register (BEREN) is set to 1, bus access that is not completed within 768 cycles leads to a timeout error.

- CS areas (CS0 to CS3): Bus access is not completed (the WAIT# signal is not negated) within 768 external bus clock (BCLK) cycles from the start of the access.
Once a timeout error occurs, accesses from the bus master are rejected for 256 BCLK cycles. If multiple external bus accesses are generated with a single request from the bus master during the transfer, the bus accesses cannot be stopped by a timeout. At this time, timeout errors may occur repeatedly.
- Internal peripheral buses (2 and 3): Bus access is not completed within 768 peripheral module clock (PCLKB) cycles from the start of the access. In this MCU, a timeout error does not occur.
Once a timeout error occurs, accesses from the bus master are rejected for 256 PCLKB cycles.
- Internal peripheral buses (4): Bus access is not completed within 768 peripheral module clock (PCLKA) cycles from the start of the access.
Once a timeout error occurs, accesses from the bus master are rejected for 256 PCLKA cycles.
- Internal peripheral bus (6): Bus access is not completed within 768 FlashIF clock (FCLK) cycles from the start of the access.
Once a timeout error occurs, accesses from the bus master are rejected for 256 FCLK cycles. In this MCU, a timeout error does not occur.

15.6.2 Operations When a Bus Error Occurs

When a bus error occurs, the error is indicated to the CPU. Operation is not guaranteed when a bus error occurs.

- Bus error indication to the CPU
An interrupt is generated. The IERn register in the ICU can specify whether to generate an interrupt in the case of a bus error.

15.6.3 Conditions Leading to Bus Errors

Table 15.11 lists the types of bus errors for each area in the respective address space.

If an illegal address access error or timeout is detected when no bus error has occurred (bus error status register n (BERSRn; n = 1 or 2) is cleared), the detected error is reflected on the BERSRn. Once a bus error occurs, no subsequent bus errors are reflected on the register unless the register is cleared.

If bus errors are simultaneously caused by two or more bus masters, error information of only one bus master is reflected. Once a bus error occurs, the status is retained until BERSRn is cleared.

Table 15.11 Types of Bus Errors

Address	Type of Area		Type of Error			
			Illegal Address Access		Timeout	
	Code Flash Memory		Code Flash Memory		Code Flash Memory	
	Enabled	Disabled	Enabled	Disabled	Enabled	Disabled
0000 0000h to 0007 FFFFh	Memory bus 1		—		—	
0008 0000h to 0008 7FFFh	Internal peripheral bus 1		—		—	
0008 8000h to 0009 FFFFh	Internal peripheral bus 2		Δ		—	
000A 0000h to 000B FFFFh	Internal peripheral bus 3		Δ		—	
000C 0000h to 000D FFFFh	Internal peripheral bus 4		Δ		✓	
000E 0000h to 000F FFFFh	Reserved area		—		—	
0010 0000h to 0011 FFFFh	Internal peripheral bus 6	Reserved area	—	✓	—	—
0012 0000h to 007F FFFFh			Δ	✓	—	—
0080 0000h to 00FF FFFFh	Memory bus 3		—		—	
0100 0000h to 07FF FFFFh	External bus (CS1 to CS3, Reserved area)		[IA]		[TO]	
0800 0000h to 0FFF FFFFh	Reserved area		[IA]		—	
1000 0000h to 7FFF FFFFh	Reserved area		✓		—	
8000 0000h to FEFF FFFFh	Memory bus 2	Reserved area	—	✓	—	—
FF00 0000h to FF7F FFFFh	External bus (CS0)		—	[IA]	—	[TO]
FF80 0000h to FFFF FFFFh			—		—	

—: A bus error does not result.

Δ: A bus error may or may not result.

✓: A bus error results.

[IA]: Access to this area leads to detection of a bus error if operation for this area is disabled (CSnCR.EXENB = 0; n = 0 to 3).

[TO]: Bus access not being completed within 768 cycles leads to detection of a bus error.

Note: The capacity of the RAM, data flash memory, and code flash memory differs depending on the product. For details, see section 43, RAM, section 44, Flash Memory (FLASH).

15.7 Interrupt

15.7.1 Interrupt Source

An illegal address access error or detection of a timeout leads to a bus error signal for the interrupt controller.

Table 15.12 Interrupt Source

Name	Interrupt Source	DTC Trigger	DMAC Trigger
BUSERR	Illegal address access error or timeout	Not possible	Not possible

16. Memory-Protection Unit (MPU)

16.1 Overview

The RXv3 CPU incorporates a memory-protection unit that checks the addresses of CPU access to the overall address space (0000 0000h to FFFF FFFFh).

Access-control information can be set for up to eight regions, and permission for access to each region is in accord with this information. The default response to the detection of access to a region where permission has not been set is the generation of a memory-protection error.

The supported access-control information for the individual regions consists of permission to read, permission to write, and permission to execute. This access-control information is effective when the processor mode of the CPU is user mode. Memory protection is not applied when the CPU is in supervisor mode.

Table 16.1 lists the specifications of the memory-protection unit, and Figure 16.1 shows a block diagram of the memory-protection unit.

Table 16.1 Specifications of Memory Protection

Specifications	Description
Region to be covered by memory protection and processor mode	0000 0000h to FFFF FFFFh (in user mode) No memory protection in supervisor mode
Number of regions	8
Page size (smallest unit of protection)	16 bytes
Specifying addresses of individual regions	Setting the page numbers where regions start and end
Setting to make memory protection effective or ineffective in individual regions	A V (valid) bit in each region-n end page number register (REPAGEn) makes the settings effective or ineffective for the corresponding region (n = 0 to 7).
Access-control information settings for individual regions	Instruction execution: Permission to execute Operand access: Permission to read, permission to write
Start of memory-protection operations	After the memory-protection unit has been enabled, access monitoring starting up with the transition to user mode.
Memory-protection error processing	Generation of access exceptions
Addresses where memory-protection errors are generated	Address in instruction execution: The PC value is preserved on the stack. Address in operand access: The address is stored in the data memory-protection error address register (MPDEA).
Determining the reasons for memory-protection errors	The memory-protection error status register (MPESTS) holds indicators of the reason.
Background region setting	Access-control information can be set for the background region (the whole address space).
Processing where regions overlap	The access-control information for access to an overlap between regions is the logical OR of the attributes for the given regions, and permission is given priority.




Figure 16.1 Block Diagram of the Memory-Protection Unit

16.1.1 Types of Access Control

There are three types of access control information: permission for instruction execution, permission to read operands, and permission to write operands. Violations of these types of access control are only detected when programs are running in user mode. Violations are not detected when programs are running in supervisor mode.

16.1.2 Regions for Access Control

Up to eight regions for access control are definable. Settings of the range of memory for each access-control region are made in the corresponding region-n start page number register (RSPAGEn) and region-n end page number register (REPAGEn), where n = 0 to 7.

The minimum unit for control of access is the “page”, by which the address space is divided into 16-byte units. The 28 higher-order bits ([31:4]) of the address [31:0] bits correspond to the page number.

The REPAGEn register specifies the access-control information for each area and whether the area is enabled or not.

16.1.3 Background Region

“Background region” refers to the whole address space (0000 0000h to FFFF FFFFh). Access-control information for the background region is set in the background-region access-control register (MPBAC). In contrast to the access-control information for the eight individual regions, protection information for the background region is effective as long as memory protection is enabled (the MPEN bit in the MPEN register is 1).

16.1.4 Overlap between Regions

In cases of overlap between multiple regions, the access-control information becomes the logical OR of the access-control bits for the overlapping regions (including the background region), with permission given priority.


16.1.5 Instructions and Data that Span Regions

Operations in response to the detection of memory-protection errors when instructions or data span regions for which different access-control settings have been made are undefined. Ensure that instructions and data do not span regions for which different access-control settings have been made.

16.2 Register Descriptions

16.2.1 Region-n Start Page Number Register (RSPAGEn) (n = 0 to 7)

Address(es): RSPAGE0 0008 6400h, RSPAGE1 0008 6408h, RSPAGE2 0008 6410h, RSPAGE3 0008 6418h, RSPAGE4 0008 6420h, RSPAGE5 0008 6428h, RSPAGE6 0008 6430h, RSPAGE7 0008 6438h




Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b31 to b4	RSPN[27:0]	Region-Start Page Number	Page number where the region starts, for use in region determination	R/W

RSPN[27:0] Bits (Region-Start Page Number)

These bits specify the page number where the region starts.

16.2.2 Region-n End Page Number Register (REPAGEn) (n = 0 to 7)

Address(es): REPAGE0 0008 6404h, REPAGE1 0008 640Ch, REPAGE2 0008 6414h, REPAGE3 0008 641Ch,
REPAGE4 0008 6424h, REPAGE5 0008 642Ch, REPAGE6 0008 6434h, REPAGE7 0008 643Ch



Bit	Symbol	Bit Name	Description	R/W
b0	V	Valid Bit	0: Region setting invalid 1: Region setting valid	R/W
b3 to b1	UAC[2:0]	Access Control Bits in User Mode	b3 0: Reading prohibited 1: Reading permitted b2 0: Writing prohibited 1: Writing permitted b1 0: Execution prohibited 1: Execution permitted	R/W
b31 to b4	REPn[27:0]	Region-End Page Number	Page number where the region ends, for use in region determination	R/W

V Bit (Valid Bit)

This bit enables or disables the settings for the corresponding region.

This bit is set to 0 when the region invalidation operation register (MPOPI) invalidates all access-controlled areas.

UAC[2:0] Bits (Access Control Bits in User Mode)

These bits specify the access control in user mode.

REPn[27:0] Bits (Region-End Page Number)

These bits specify the page number where the region ends.

Specify a value that is greater than or equal to the page number where the corresponding region starts. The page specified by the region-end page number is part of the target region for memory protection.

16.2.3 Memory-Protection Enable Register (MPEN)

Address(es): 0008 6500h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	MPEN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MPEN	Memory-Protection Enable	0: The memory protection is disabled. 1: The memory protection is enabled.	R/W
b31 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W


MPEN Bit (Memory-Protection Enable)

This bit enables or disables the memory protection.

After 1 has been written to this bit, address checking for memory protection by the CPU starts on the execution of a branch instruction (RTE or RTFI) that shifts operation to the user mode.

16.2.4 Background Access Control Register (MPBAC)

Address(es): 0008 6504h




Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3 to b1	UBAC[2:0]	Background Access Control Bits in User Mode	b3 0: Reading prohibited 1: Reading permitted b2 0: Writing prohibited 1: Writing permitted b1 0: Execution prohibited 1: Execution permitted	R/W
b31 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

UBAC[2:0] Bits (Background Access Control Bits in User Mode)

These bits specify the background access control in user mode.

16.2.5 Memory-Protection Error Status-Clearing Register (MPECLR)

Address(es): 0008 6508h



Bit	Symbol	Bit Name	Description	R/W
b0	CLR	Error Status-Clearing	[Reading] 0: Fixed value for reading [Writing] 0: Nothing is done. 1: The DRW, DMPER and IMPER bits in MPESTS are set to 0.	R/W
b31 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

CLR Bit (Error Status-Clearing)

This bit clears the data read/write bit (DRW), the data memory-protection error generation bit (DMPER), and the instruction memory-protection error generation bit (IMPER) in the memory-protection error status register (MPESTS) to 0.

16.2.6 Memory-Protection Error Status Register (MPESTS)

Address(es): 0008 650Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	DRW	DMPER	IMPER
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	IMPER	Instruction Memory-Protection Error Generation	0: No instruction memory-protection error was generated. 1: Instruction memory-protection error was generated.	R
b1	DMPER	Data Memory-Protection Error Generation	0: No data memory-protection error was generated. 1: Data memory-protection error was generated.	R
b2	DRW	Data Read/Write	0: Data were read. 1: Data were written.	R
b31 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

IMPER Bit (Instruction Memory-Protection Error Generation)

This bit indicates the state of memory-protection error generation by instruction execution.

Setting the error status-clearing bit (CLR) in the memory-protection error status-clearing register (MPECLR) to 1 clears this bit to 0.

DMPER Bit (Data Memory-Protection Error Generation)

This bit indicates the state of memory-protection error generation by operand access.

Setting the error status-clearing bit (CLR) in the memory-protection error status-clearing register (MPECLR) to 1 clears this bit to 0.


DRW Bit (Data Read/Write)

For a memory-protection error produced by operand access, this bit indicates the read/write attribute of the access operation. This bit is only valid when the DMPER bit is 1.

Setting the error status-clearing bit (CLR) in the memory-protection error status-clearing register (MPECLR) to 1 clears this bit to 0.

16.2.7 Data Memory-Protection Error Address Register (MPDEA)

Address(es): 0008 6514h




Bit	Symbol	Bit Name	Description	R/W
b31 to b0	DEA[31:0]	Data Memory-Protection Error Address	Data memory-protection error address	R

DEA[31:0] Bits (Data Memory-Protection Error Address)

These bits retain the address for which operand access generated a memory-protection error.

16.2.8 Region Search Address Register (MPSA)

Address(es): 0008 6520h



Bit	Symbol	Bit Name	Description	R/W
b31 to b0	SA[31:0]	Region Search Address	Address for region searching	R/W

SA[31:0] Bits (Region Search Address)

These bits specify the address for use in comparison with region-start addresses in the region-n start page number registers (RSPAGEn) and region-end addresses in the region-n end page number registers (REPAGEn).

16.2.9 Region Search Operation Register (MPOPS)

Address(es): 0008 6524h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	S
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	S	Region Search Operation	[Reading] 0: Fixed value for reading [Writing] 0: Nothing is done. 1: A region-search operation proceeds.	R/W
b15 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

S Bit (Region Search Operation)

Setting this bit to 1 makes the memory-protection unit perform a region-search operation. The address specified in the region search address register (MPSA) is compared with the address information for individual regions to search for a hitting region.

The result of searching is stored in the data-hit region bits (HITD[7:0]) of the data-hit region register (MHITD).

Moreover, the logical OR of the respective access control bits for hitting regions is stored in the data-hit region access control bits (UHACD[2:0]) in user mode.

16.2.10 Region Invalidation Operation Register (MPOPI)

Address(es): 0008 6526h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	INV
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit	Symbol	Bit Name	Description	R/W
b0	INV	Region Invalidate Start	[Reading] 0: Fixed value for reading [Writing] 0: Nothing is done. 1: All access-controlled areas are invalidated.	R/W
b15 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

INV Bit (Region Invalidate Start)

Setting this bit to 1 clears the valid (V) bits in all of the region-n end page number registers (REPAGEN) to 0. After a V bit is set to 0, all settings other than background access-control settings are invalid.

16.2.11 Instruction-Hit Region Register (MHITI)

Address(es): 0008 6528h



Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3 to b1	UHACI[2:0]	Instruction-Hit Region Access Control Bits in User Mode	b3 0: Reading prohibited 1: Read permitted b2 0: Writing prohibited 1: Writing permitted b1 0: Execution prohibited 1: Execution is permitted.	R
b15 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b23 to b16	HITI[7:0]	Instruction-Hit Region	When the instruction memory-protection error generation bit (MPESTS.IMPER) = 1, [b23:b16] = 0000 0000b indicates that attempted access to the background region led to an instruction memory-protection error. Other than above b23 0: Instruction memory-protection error was not generated in region 7. 1: Instruction memory-protection error was generated in region 7. b22 0: Instruction memory-protection error was not generated in region 6. 1: Instruction memory-protection error was generated in region 6. b21 0: Instruction memory-protection error was not generated in region 5. 1: Instruction memory-protection error was generated in region 5. b20 0: Instruction memory-protection error was not generated in region 4. 1: Instruction memory-protection error was generated in region 4. b19 0: Instruction memory-protection error was not generated in region 3. 1: Instruction memory-protection error was generated in region 3. b18 0: Instruction memory-protection error was not generated in region 2. 1: Instruction memory-protection error was generated in region 2. b17 0: Instruction memory-protection error was not generated in region 1. 1: Instruction memory-protection error was generated in region 1. b16 0: Instruction memory-protection error was not generated in region 0. 1: Instruction memory-protection error was generated in region 0.	R
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

UHACI[2:0] Bits (Instruction-Hit Region Access Control Bits in User Mode)

These bits hold the user-mode access control bits (REPAGEn.UAC[2:0]) for the region where the instruction memory-protection error was generated.


If the error was generated in an overlap between regions, the value stored here is the logical OR of the user-mode access control bits for the corresponding regions (including the background region).

HITI[7:0] Bits (Instruction-Hit Region)

These bits indicate the region where an instruction memory-protection error was generated. These bits are set to 0000 0000b in response to the generation of an instruction memory-protection error in the background region.

16.2.12 Data-Hit Region Register (MHITD)

Address(es): 0008 652Ch



Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3 to b1	UHACD[2:0]	Data-Hit Region Access Control Bits in User Mode	b3 0: Reading prohibited 1: Reading permitted b2 0: Writing prohibited 1: Writing permitted b1 0: Execution prohibited 1: Execution permitted	R
b15 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b23 to b16	HITD[7:0]	Data-Hit Region	When the data memory-protection error generation bit (MPESTS.DMPER) = 1, [b23:b16] = 0000 0000b indicates that attempted access to the background region led to a data memory-protection error. Other than above b23 0: Neither a data memory-protection error nor a search hit was generated in region 7. 1: A data memory-protection error or search hit was generated in region 7. b22 0: Neither a data memory-protection error nor a search hit was generated in region 6. 1: A data memory-protection error or search hit was generated in region 6. b21 0: Neither a data memory-protection error nor a search hit was generated in region 5. 1: A data memory-protection error or search hit was generated in region 5. b20 0: Neither a data memory-protection error nor a search hit was generated in region 4. 1: A data memory-protection error or search hit was generated in region 4. b19 0: Neither a data memory-protection error nor a search hit was generated in region 3. 1: A data memory-protection error or search hit was generated in region 3. b18 0: Neither a data memory-protection error nor a search hit was generated in region 2. 1: A data memory-protection error or search hit was generated in region 2. b17 0: Neither a data memory-protection error nor a search hit was generated in region 1. 1: A data memory-protection error or search hit was generated in region 1. b16 0: Neither a data memory-protection error nor a search hit was generated in region 0. 1: A data memory-protection error or search hit was generated in region 0.	R
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

UHACD[2:0] Bits (Data-Hit Region Access Control Bits in User Mode)

These bits hold the user-mode access control bits (REPAGEn.UAC[2:0]) that have been set for the region where a data memory-protection error was generated or the region that produced a hit in region searching.

When an error is generated in an overlap between regions or a hit was generated in region searching, the value stored here is the logical OR of the user-mode access control bits for the corresponding regions (including the background region).

HITD[7:0] Bits (Data-Hit Region)

These bits indicate the region where a data memory-protection error was generated or the region that produced a hit in a region search. These bits are set to 0000 0000b for a data memory-protection error generated in the background region.

Note: When access to a register of memory protection unit in user mode generates a data memory-protection error, the value in this register is set to 0000 0000h.

16.3 Functions

16.3.1 Memory Protection

Memory protection means monitoring, in accord with the access-control information that has been set for the individual access-control regions and the background region, whether or not access by programs running in user mode violates the access-control settings. The memory-protection unit notifies the CPU of access-control violations (or memory-protection errors) when they are detected, causing the CPU to start access-exception processing.

Memory protection is enabled by setting the memory-protection enable (MPEN) bit in the memory-protection enable (MPEN) register to 1.

An instruction memory-protection error is generated on detection of an instruction-execution violation and a data memory-protection error is generated on detection of an operand-access reading or writing violation. Operand access that leads to a data memory-protection error is not actually executed.

16.3.2 Region Search

Region search means enquiry as to which of the eight specified access regions was “hit” and how the access-control information (permission to execute, to read, and to write) is set.

When the region search operation (S) bit in the region-search operation (MPOPS) register is set to 1, the address specified in the region search address (MPSA) register is compared with the addresses for the individual regions. After a region search is executed, the data-hit region register (MHITD) indicates the logical OR of the access-control information for the region which was “hit” and for the other regions.

16.3.3 Protection of Registers Related to the Memory-Protection Unit

Registers related to the memory-protection unit are not accessible through means of access other than operand access by the CPU (i.e. by instruction fetching or DMA). The registers related to the memory-protection unit are only accessible in supervisor mode. Attempted access to registers related to the memory-protection unit in user mode through operand access by the CPU leads to a data memory-protection error regardless of whether or not memory protection is in effect at the given location.

16.3.4 Flow for Determination of Access by the Memory-Protection Function

Figure 16.2 shows the flow of determination in the case of data access and Figure 16.3 shows the flow of determination in the case of instruction access.




Figure 16.2 Flow of Determination for Data Access




Figure 16.3 Flow of Determination for Instruction Access

16.4 Procedures for Using Memory Protection

16.4.1 Setting Access-Control Information

Access-control information for the various regions is set in supervisor mode.

Settings for up to eight access-control regions are made in the region-n start page number registers (RSPAGEn) and region-n end page number registers (REPAGEn), where n = 0 to 7.

Settings for the background access-control region are made in the background access-control register (MPBAC).

16.4.2 Enabling Memory Protection

Setting the memory-protection enable (MPEN) bit in the memory-protection enable (MPEN) register to 1 while operation is in supervisor mode enables memory protection.

16.4.3 Transition to User Mode

After updating the registers related to the memory-protection unit, read any of these registers and check that the settings have been made before the transition to user mode.

Either of the methods below can be used for the transition from supervisor mode to user mode.

- Set the processor mode setting (PM) bit in the copy of the processor status word (PSW) saved in the stack area to 1 (the setting for user mode) and then execute an RTE instruction.
- Set the PM bit in the backup processor status word (BPSW) to 1 and then execute an RTFI instruction.

Note: Using an MVTC or POPC instruction to write to the PSW.PM bit is invalid. Use an RTE or RTFI instruction to update the value of the PSW.PM bit.

The memory-protection unit starts checking instruction-execution access and operand access by the CPU on the transition to user mode.

16.4.4 Processing in Response to Memory-Protection Errors

The CPU starts access-exception processing on detection of a violation of protection set up by the access-control information (i.e. a memory-protection error). For details on CPU operations in access-exception processing, refer to section 13, Exception Handling.

To determine whether an instruction memory-protection error or data memory-protection error has been generated, check the values of the instruction memory-protection error generation (IMPER) and data memory-protection error generation (DMPER) bits in the memory-protection error status register (MPESTS) from within the exception-processing routine. After confirming the type of error, clear the memory-protection error status register (MPESTS) by writing 1 to the status clearing (CLR) bit in the memory-protection error status clearing register (MPECLR).

(1) When a data memory-protection error is generated

Access-exception processing by the CPU saves the address of the instruction that led to the memory-protection error on the stack. Furthermore, the address of the operand for which access led to a memory-protection error is stored in the data memory-protection error address register (MPDEA) and the region information for the region where the memory-protection error was generated is stored in the data-hit region register (MHITD).

- Violations of access control in access to valid regions 0 to 7

The data-hit region bits (MHITD.HITD[7:0]) with the same region number as the region where the error occurred is set to 1. In user mode, the logical “or” of the region access-control information for the location where the error occurred is set in the data-hit region access-control bits (MHITD.UHACD[2:0]).

- Violations of access control for the background region, besides access to outside valid regions 0 to 7

The data-hit region bits (MHITD.HITD[7:0]) are set to 0000 0000b. In user mode, the access-control information for the background region is set in the data-hit region access-control bits (MHITD.UHACD[2:0]).

Referring to this information can pinpoint the sources of errors.

(2) When an instruction memory-protection error is generated

Access-exception processing by the CPU saves the address of the instruction that led to the memory-protection error on the stack. Furthermore, the region information for the region where the memory-protection error was generated is stored in the instruction-hit region register (MHITI).

- Violations of access control in access to valid regions 0 to 7

The instruction-hit region bit (MHITI.HITI[7:0]) with the same region number as the region where the error occurred is set to 1. In user mode, the logical “or” of the region access-control information for the location where the error occurred is set in the instruction-hit region access-control bits (MHITI.UHACI[2:0]).

- Violations of access control for the background region, besides access to outside valid regions 0 to 7

The instruction-hit region bits (MHITI.HITI[7:0]) are set to 0000 0000b. In user mode, the access-control information for the background region is set in the instruction-hit region access-control bits (MHITI.UHACI[2:0]).

Referring to this information can pinpoint the sources of errors.

17. DMA Controller (DMAC_{Aa})

This MCU incorporates an 8-channel direct memory access controller (DMAC).

The DMAC is a module to transfer data without the CPU. When a DMA transfer request is generated, the DMAC transfers data stored at the transfer source address to the transfer destination address.

17.1 Overview

Table 17.1 lists the specifications of the DMAC, and Figure 17.1 shows a block diagram of the DMAC.

Table 17.1 Specifications of DMAC

Item		Description
Number of channels		8 (DMAC _m (m = 0 to 7))
Transfer space		512 Mbytes (0000 0000h to 0FFF FFFFh and F000 0000h to FFFF FFFFh excluding reserved areas)
Maximum transfer volume		64 Mbytes (Maximum number of transfers in block transfer mode: 1,024 data × 65,536 blocks)
DMA request source		<ul style="list-style-type: none"> Request source selectable for each channel Software trigger Interrupt requests from peripheral modules or trigger input to external interrupt input pins*1
Channel priority		Channel 0 > Channel 1 > Channel 2 > Channel 3... > Channel 7 (Channel 0: Highest)
Transfer data	Single data	Bit length: 8, 16, 32 bits
	Block size	Number of data: 1 to 1,024
Transfer mode	Normal transfer mode	<ul style="list-style-type: none"> One data transfer by one DMA transfer request Free running mode (setting in which total number of data transfers is not specified) settable
	Repeat transfer mode	<ul style="list-style-type: none"> One data transfer by one DMA transfer request Program returns to the transfer start address on completion of the repeat size of data transfer specified for the transfer source or destination. Maximum settable repeat size: 1,024
	Block transfer mode	<ul style="list-style-type: none"> One block data transfer by one DMA transfer request Maximum settable block size: 1,024 data
Selective functions	Extended repeat area function	<ul style="list-style-type: none"> Function in which data can be transferred by repeating the address values in the specified range with the upper bit values in the transfer address register fixed Area of 2 bytes to 128 Mbytes separately settable as extended repeat area for transfer source and destination
Interrupt request	Transfer end interrupt	Generated when the specified number of transfers is completed in normal transfer mode Generated when the specified repeat count of transfers is completed in repeat transfer mode Generated when the specified block count of transfers is completed in block transfer mode
	Transfer escape end interrupt	Generated when the repeat size of data transfer is completed or the extended repeat area overflows.
Event link function		An event link request is generated after each data transfer (for block transfer, after each block is transferred).
Power consumption reduction function		Module-stop state can be set.

Note 1. For details on DMA request sources, see Table 14.4, Interrupt Vector Table in section 14, Interrupt Controller (ICUC).





Figure 17.1 Block Diagram of DMAC

17.2 Register Descriptions

17.2.1 DMA Source Address Register (DMSAR)

Address(es): DMAC0.DMSAR 0008 2000h, DMAC1.DMSAR 0008 2040h, DMAC2.DMSAR 0008 2080h, DMAC3.DMSAR 0008 20C0h, DMAC4.DMSAR 0008 2100h, DMAC5.DMSAR 0008 2140h, DMAC6.DMSAR 0008 2180h, DMAC7.DMSAR 0008 21C0h




Bit	Description	Setting Range	R/W
b31 to b0	Specifies the transfer source start address.	0000 0000h to 0FFF FFFFh (256 Mbytes) F000 0000h to FFFF FFFFh (256 Mbytes)	R/W

Set DMSAR while DMAC stops (the DMST bit in DMAST = 0) or DMA transfer is disabled (the DTE bit in DMCNT = 0).

Setting bits 31 to 29 is invalid; a value of bit 28 is extended to bits 31 to 29. Reading DMSAR returns the extended value.

17.2.2 DMA Destination Address Register (DMDAR)

Address(es): DMAC0.DMDAR 0008 2004h, DMAC1.DMDAR 0008 2044h, DMAC2.DMDAR 0008 2084h, DMAC3.DMDAR 0008 20C4h, DMAC4.DMDAR 0008 2104h, DMAC5.DMDAR 0008 2144h, DMAC6.DMDAR 0008 2184h, DMAC7.DMDAR 0008 21C4h



Bit	Description	Setting Range	R/W
b31 to b0	Specifies the transfer destination start address.	0000 0000h to 0FFF FFFFh (256 Mbytes) F000 0000h to FFFF FFFFh (256 Mbytes)	R/W


Set DMDAR while DMAC stops (the DMST bit in DMAST = 0) or DMA transfer is disabled (the DTE bit in DMCNT = 0).

Setting bits 31 to 29 is invalid; a value of bit 28 is extended to bits 31 to 29. Reading DMDAR returns the extended value.



17.2.3 DMA Transfer Count Register (DMCRA)

Address(es): DMAC0.DMCRA 0008 2008h, DMAC1.DMCRA 0008 2048h, DMAC2.DMCRA 0008 2088h, DMAC3.DMCRA 0008 20C8h, DMAC4.DMCRA 0008 2108h, DMAC5.DMCRA 0008 2148h, DMAC6.DMCRA 0008 2188h, DMAC7.DMCRA 0008 21C8h

- Normal transfer mode



- Repeat transfer mode, block transfer mode



Symbol	Bit Name	Description	R/W
DMCRAL	Lower bits of transfer count	Specifies the number of transfer operations	R/W
DMCRAH	Upper bits of transfer count		R/W

Note: Set the same value for DMCRAH and DMCRAL in repeat transfer mode and block transfer mode.

(1) Normal Transfer Mode (MD[1:0] Bits in DMAC_m.DMTMD = 00b)

DMCRAL functions as a 16-bit transfer counter.

The number of transfer operations is one when the setting is 0001h, and 65,535 when it is FFFFh. The value is decremented by one each time data is transferred.

When the setting is 0000h, no specific number of transfer operations is set; data transfer is performed with the transfer counter stopped (free running mode).

DMCRAH is not used in normal transfer mode. Write 0000h to DMCRAH.

(2) Repeat Transfer Mode (MD[1:0] Bits in DMACm.DMTMD = 01b)

DMCRAH specifies the repeat size and DMCRAL functions as a 10-bit transfer counter.

The number of transfer operations is one when the setting is 001h, 1023 when it is 3FFh, and 1024 when it is 000h. In repeat transfer mode, a value in the range of 000h to 3FFh (1 to 1024) can be set for DMCRAH and DMCRAL.

Setting bits 15 to 10 in DMCRAL is invalid. Write 0 to these bits.

The value in DMCRAL is decremented by one each time data is transferred until it reaches 000h, at which the value in DMCRAH is loaded into DMCRAL.

(3) Block Transfer Mode (MD[1:0] Bits in DMACm.DMTMD = 10b)

DMCRAH specifies the block size and DMCRAL functions as a 10-bit block size counter.


The block size is one when the setting is 001h, 1023 when it is 3FFh, and 1024 when it is 000h. In block transfer mode, a value in the range of 000h to 3FFh can be set for DMCRAH and DMCRAL.

Setting bits 15 to 10 in DMCRAL is invalid. Write 0 to these bits.

The value in DMCRAL is decremented by one each time data is transferred until it reaches 000h, at which the value in DMCRAH is loaded into DMCRAL.

17.2.4 DMA Block Transfer Count Register (DMCRB)

Address(es): DMAC0.DMCRB 0008 200Ch, DMAC1.DMCRB 0008 204Ch, DMAC2.DMCRB 0008 208Ch, DMAC3.DMCRB 0008 20CCh, DMAC4.DMCRB 0008 210Ch, DMAC5.DMCRB 0008 214Ch, DMAC6.DMCRB 0008 218Ch, DMAC7.DMCRB 0008 21CCh



Bit	Description	Setting Range	R/W
b15 to b0	Specifies the block count or repeat count of transfers.	0001h to FFFFh (1 to 65,535) 0000h (65,536)	R/W

This register specifies the transfer block count in block transfer mode and the repeat count in repeat transfer mode.


In repeat transfer mode, the value is decremented by one when the final data of one repeat size is transferred.

In block transfer mode, the value is decremented by one when the final data of one block size is transferred.

In normal transfer mode, DMCRB is not used. The setting is invalid.

17.2.5 DMA Transfer Mode Register (DMTMD)

Address(es): DMAC0.DMTMD 0008 2010h, DMAC1.DMTMD 0008 2050h, DMAC2.DMTMD 0008 2090h, DMAC3.DMTMD 0008 20D0h, DMAC4.DMTMD 0008 2110h, DMAC5.DMTMD 0008 2150h, DMAC6.DMTMD 0008 2190h, DMAC7.DMTMD 0008 21D0h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	DCTG[1:0]	Transfer Request Source Select	b1 b0 0 0: Software 0 1: Interrupts*1 from peripheral modules or external interrupt input pins 1 0: Setting prohibited 1 1: Setting prohibited	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b9, b8	SZ[1:0]	Transfer Data Size Select	b9 b8 0 0: 8 bits 0 1: 16 bits 1 0: 32 bits 1 1: Setting prohibited	R/W
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13, b12	DTS[1:0]	Repeat Area Select	b13 b12 0 0: The destination is specified as the repeat area or block area. 0 1: The source is specified as the repeat area or block area. 1 0: The repeat area or block area is not specified. 1 1: Setting prohibited	R/W
b15, b14	MD[1:0]	Transfer Mode Select	b15 b14 0 0: Normal transfer 0 1: Repeat transfer 1 0: Block transfer 1 1: Setting prohibited	R/W

Note 1. DMA request source is selected using the DMRSRm registers of the ICU. For details on DMA request sources, refer to Table 14.4, Interrupt Vector Table in section 14, Interrupt Controller (ICUC).

DTS[1:0] Bits (Repeat Area Select)

DTS[1:0] select either the source or destination as the repeat area in repeat or block transfer mode. In normal transfer mode, setting these bits is invalid.

17.2.6 DMA Interrupt Setting Register (DMINT)

Address(es): DMAC0.DMINT 0008 2013h, DMAC1.DMINT 0008 2053h, DMAC2.DMINT 0008 2093h, DMAC3.DMINT 0008 20D3h, DMAC4.DMINT 0008 2113h, DMAC5.DMINT 0008 2153h, DMAC6.DMINT 0008 2193h, DMAC7.DMINT 0008 21D3h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	DTIE	ESIE	RPTIE	SARIE	DARIE

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	DARIE	Destination Address Extended Repeat Area Overflow Interrupt Enable	0: Disables an interrupt request for an extended repeat area overflow on the destination address 1: Enables an interrupt request for an extended repeat area overflow on the destination address	R/W
b1	SARIE	Source Address Extended Repeat Area Overflow Interrupt Enable	0: Disables an interrupt request for an extended repeat area overflow on the source address 1: Enables an interrupt request for an extended repeat area overflow on the source address	R/W
b2	RPTIE	Repeat Size End Interrupt Enable	0: Disables the repeat size end interrupt request. 1: Enables the repeat size end interrupt request.	R/W
b3	ESIE	Transfer Escape End Interrupt Enable	0: Disables the transfer escape end interrupt request. 1: Enables the transfer escape end interrupt request.	R/W
b4	DTIE	Transfer End Interrupt Enable	0: Disables the transfer end interrupt request. 1: Enables the transfer end interrupt request.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

DARIE Bit (Destination Address Extended Repeat Area Overflow Interrupt Enable)

When an extended repeat area overflow on the destination address occurs while this bit is set to 1, the DTE bit in DMCNT is set to 0. At the same time, the ESIF flag in DMSTS is set to 1 to indicate that an interrupt by an extended repeat area overflow on the destination address is requested.

When block transfer mode is used with the extended repeat area function, an interrupt is requested after completion of a 1-block size transfer. When setting 1 in the DTE bit in DMAC_m.DMCNT of the channel for which a transfer has been stopped, the transfer is resumed from the state when the transfer is stopped.

When the extended repeat area is not specified for the destination address, this bit is ignored.

SARIE Bit (Source Address Extended Repeat Area Overflow Interrupt Enable)

When an extended repeat area overflow on the source address occurs while this bit is set to 1, the DTE bit in DMCNT is set to 0. At the same time, the ESIF flag in DMSTS is set to 1 to indicate that an interrupt by an extended repeat area overflow on the source address is requested.

When block transfer mode is used with the extended repeat area function, an interrupt is requested after completion of a 1-block size transfer. When setting 1 in the DTE bit in DMAC_m.DMCNT of the channel for which a transfer has been stopped, the transfer is resumed from the state when the transfer is stopped.

When the extended repeat area is not specified for the source address, this bit is ignored.

RPTIE Bit (Repeat Size End Interrupt Enable)

When this bit is set to 1 in repeat transfer mode, the DTE bit in DMCNT is set to 0 after completion of a 1-repeat size data transfer. At the same time, the ESIF flag in DMSTS is set to 1 to indicate that the repeat size end interrupt request has been generated. The repeat size end interrupt request can be generated even when the DTS[1:0] bits in DMTMD are 10b (= repeat area or block area is not specified).

When this bit is set to 1 in block transfer mode, the DTE bit in DMCNT is set to 0 after completion of a 1-block data transfer in the same way as repeat transfer mode. At the same time, the ESIF flag in DMSTS is set to 1 to indicate that the repeat size end interrupt request has been generated. The repeat size end interrupt request can be generated even when the DTS[1:0] bits in DMTMD are 10b (= repeat area or block area is not specified).

ESIE Bit (Transfer Escape End Interrupt Enable)

This bit enables or disables the transfer escape end interrupt requests (repeat size end interrupt request and extended repeat area overflow interrupt request) that are generated during DMA transfer.

The transfer escape end interrupt is generated when the ESIF flag in DMSTS is set to 1 with this bit set to 1. The transfer escape end interrupt is cleared by setting this bit or the ESIF flag in DMSTS to 0.


DTIE Bit (Transfer End Interrupt Enable)

This bit enables or disables the transfer end interrupt request to be generated on completion of a specified number of data transfers.

The transfer end interrupt is generated when the DTIF bit in DMSTS is set to 1 with this bit set to 1. The transfer end interrupt is cleared by setting this bit or the DTIF bit in DMSTS to 0.

17.2.7 DMA Address Mode Register (DMAMD)

Address(es): DMAC0.DMAMD 0008 2014h, DMAC1.DMAMD 0008 2054h, DMAC2.DMAMD 0008 2094h, DMAC3.DMAMD 0008 20D4h, DMAC4.DMAMD 0008 2114h, DMAC5.DMAMD 0008 2154h, DMAC6.DMAMD 0008 2194h, DMAC7.DMAMD 0008 21D4h



Bit	Symbol	Bit Name	Description	R/W
b4 to b0	DARA[4:0]	Destination Address Extended Repeat Area	Specifies the extended repeat area on the destination address. For details on the settings, see Table 17.2.	R/W
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7, b6	DM[1:0]	Destination Address Update Mode	b7 b6 0 0: Destination address is fixed. 0 1: Offset addition*1 1 0: Destination address is incremented. 1 1: Destination address is decremented.	R/W
b12 to b8	SARA[4:0]	Source Address Extended Repeat Area	Specifies the extended repeat area on the source address. For details on the settings, see Table 17.2.	R/W
b13	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b15, b14	SM[1:0]	Source Address Update Mode	b15 b14 0 0: Source address is fixed. 0 1: Offset addition*1 1 0: Source address is incremented. 1 1: Source address is decremented.	R/W

Note 1. Offset addition can be specified only for DMAC0.

DARA[4:0] Bits (Destination Address Extended Repeat Area)

These bits specify the extended repeat area on the destination address. The extended repeat area function is realized by updating the specified lower address bits with the remaining upper address bits fixed. The size of the extended repeat area can be any power of two between 2 bytes and 128 Mbytes.

When the lower address overflows the extended repeat area by address increment, the start address of the extended repeat area is set. Similarly, when the lower address underflows the extended repeat area by address decrement, the end address of the extended repeat area is set.

When the repeat area or block area is specified as a transfer destination, do not specify the extended repeat area on the destination address. When repeat transfer or block transfer is selected, and when DMAC_m.DMTMD.DTS[1:0] = 00b (the transfer destination is specified as the repeat area or block area), write 00000b in the DARA[4:0] bits.

An interrupt can be requested when an overflow or underflow occurs in the extended repeat area with the DARIE bit in DMINT set to 1. Table 17.2 lists the settings and the corresponding extended repeat areas.

DM[1:0] Bits (Destination Address Update Mode)

These bits select the mode of updating the destination address.

When increment is selected and the SZ[1:0] bits in DMTMD are set to 00b, 01b, and 10b, the destination address is incremented by 1, 2, and 4, respectively.

When decrement is selected and the SZ[1:0] bits in DMTMD are set to 00b, 01b, and 10b, the destination address is decremented by 1, 2, and 4, respectively.

When offset addition is selected, the offset specified by the DMAC0.DMOFR register is added to the address.

Offset addition can be specified only for DMAC0.

SARA[4:0] Bits (Source Address Extended Repeat Area)

These bits specify the extended repeat area on the source address. The extended repeat area function is realized by updating the specified lower address bits with the remaining upper address bits fixed. The size of the extended repeat area can be any power of two between 2 bytes and 128 Mbytes.

When the lower address overflows the extended repeat area by address increment, the start address of the extended repeat area is set. Similarly, when the lower address underflows the extended repeat area by address decrement, the end address of the extended repeat area is set.

When the repeat area or block area is specified as a transfer source, do not specify the extended repeat area on the source address. When repeat transfer or block transfer is selected, and when DMAC_m.DMTMD.DTS[1:0] = 01b (the transfer source is specified as the repeat area or block area), write 00000b in the SARA[4:0] bits.

An interrupt can be requested when an overflow or underflow occurs in the extended repeat area with the SARIE bit in DMINT set to 1. Table 17.2 lists the settings and the corresponding extended repeat areas.

SM[1:0] (Source Address Update Mode)

These bits select the mode of updating the source address.

When increment is selected and the SZ[1:0] bits in DMTMD are set to 00b, 01b, and 10b, the source address is incremented by 1, 2, and 4, respectively.

When decrement is selected and the SZ[1:0] bits in DMTMD are set to 00b, 01b, and 10b, the source address is decremented by 1, 2, and 4, respectively.


When offset addition is selected, the offset specified by the DMAC₀.DMOFR register is added to the address. Offset addition can be specified only for DMAC₀.

Table 17.2 SARA[4:0] or DARA[4:0] Settings and Corresponding Repeat Areas

SARA[4:0] or DARA[4:0]	Extended Repeat Area
0000b	Not specified
00001b	2 bytes specified as extended repeat area by the lower 1 bit of the address
00010b	4 bytes specified as extended repeat area by the lower 2 bits of the address
00011b	8 bytes specified as extended repeat area by the lower 3 bits of the address
00100b	16 bytes specified as extended repeat area by the lower 4 bits of the address
00101b	32 bytes specified as extended repeat area by the lower 5 bits of the address
00110b	64 bytes specified as extended repeat area by the lower 6 bits of the address
00111b	128 bytes specified as extended repeat area by the lower 7 bits of the address
01000b	256 bytes specified as extended repeat area by the lower 8 bits of the address
01001b	512 bytes specified as extended repeat area by the lower 9 bits of the address
01010b	1 Kbyte specified as extended repeat area by the lower 10 bits of the address
01011b	2 Kbytes specified as extended repeat area by the lower 11 bits of the address
01100b	4 Kbytes specified as extended repeat area by the lower 12 bits of the address
01101b	8 Kbytes specified as extended repeat area by the lower 13 bits of the address
01110b	16 Kbytes specified as extended repeat area by the lower 14 bits of the address
01111b	32 Kbytes specified as extended repeat area by the lower 15 bits of the address
10000b	64 Kbytes specified as extended repeat area by the lower 16 bits of the address
10001b	128 Kbytes specified as extended repeat area by the lower 17 bits of the address
10010b	256 Kbytes specified as extended repeat area by the lower 18 bits of the address
10011b	512 Kbytes specified as extended repeat area by the lower 19 bits of the address
10100b	1 Mbyte specified as extended repeat area by the lower 20 bits of the address
10101b	2 Mbytes specified as extended repeat area by the lower 21 bits of the address
10110b	4 Mbytes specified as extended repeat area by the lower 22 bits of the address
10111b	8 Mbytes specified as extended repeat area by the lower 23 bits of the address
11000b	16 Mbytes specified as extended repeat area by the lower 24 bits of the address
11001b	32 Mbytes specified as extended repeat area by the lower 25 bits of the address
11010b	64 Mbytes specified as extended repeat area by the lower 26 bits of the address
11011b	128 Mbytes specified as extended repeat area by the lower 27 bits of the address
11100b to 11111b	Setting prohibited.

17.2.8 DMA Offset Register (DMOFR)

Address(es): DMAC0.DMOFR 0008 2018h




Bit	Description	Setting Range	R/W
b31 to b0	Specifies the offset when offset addition is selected as the address update mode for transfer source or destination.	0000 0000h to 00FF FFFFh (0 bytes to (16 M – 1) bytes) FF00 0000h to FFFF FFFFh (–16 Mbytes to –1 byte)	R/W

Write to this register while the DMAC operation is stopped or DMA transfer is disabled (not during data transfer). Setting bits 31 to 25 is invalid; a value of bit 24 is extended to bits 31 to 25. Reading DMOFR returns the extended value.

17.2.9 DMA Transfer Enable Register (DMCNT)

Address(es): DMAC0.DMCNT 0008 201Ch, DMAC1.DMCNT 0008 205Ch, DMAC2.DMCNT 0008 209Ch, DMAC3.DMCNT 0008 20DCh, DMAC4.DMCNT 0008 211Ch, DMAC5.DMCNT 0008 215Ch, DMAC6.DMCNT 0008 219Ch, DMAC7.DMCNT 0008 21DCh



Bit	Symbol	Bit Name	Description	R/W
b0	DTE	DMA Transfer Enable	0: Disables DMA transfer. 1: Enables DMA transfer.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

DTE Bit (DMA Transfer Enable)

When the DMST bit in DMAST is set to 1 (DMAC module start) and this bit is set to 1 (DMA transfer is enabled), DMA transfer can be started for the corresponding channel.

[Setting condition]


- When 1 is written to this bit.

[Clearing conditions]

- When 0 is written to this bit.
- When the specified total volume of data transfer is completed.
- When DMA transfer is stopped by the repeat size end interrupt.
- When DMA transfer is stopped by the extended repeat area overflow interrupt.

17.2.10 DMA Software Start Register (DMREQ)

Address(es): DMAC0.DMREQ 0008 201Dh, DMAC1.DMREQ 0008 205Dh, DMAC2.DMREQ 0008 209Dh, DMAC3.DMREQ 0008 20DDh, DMAC4.DMREQ 0008 211Dh, DMAC5.DMREQ 0008 215Dh, DMAC6.DMREQ 0008 219Dh, DMAC7.DMREQ 0008 21DDh



Bit	Symbol	Bit Name	Description	R/W
b0	SWREQ	DMA Software Start	0: DMA transfer is not requested. 1: DMA transfer is requested.	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	CLRS	DMA Software Start Bit Auto Clear Select	0: SWREQ bit is cleared after DMA transfer is started by software. 1: SWREQ bit is not cleared after DMA transfer is started by software.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

SWREQ Bit (DMA Software Start)

When 1 is written to this bit, a DMA transfer request is generated. After DMA transfer is started in response to the request, this bit is set to 0 if the CLRS bit is set to 0. This bit is not set to 0 while the CLRS bit is set to 1. In this case, a DMA transfer request can be issued again after completion of a transfer.

Note that, however, setting this bit is valid and DMA transfer by software is enabled only when the DCTG[1:0] bits in DMTMD are set to 00b (DMA request source is software).

Setting this bit is invalid when the DCTG[1:0] bits in DMTMD are set to a value other than 00b.

To start DMA transfer by software with the CLRS bit being 0, ensure that the SWREQ bit is 0, and then write 1 to the SWREQ bit.

[Setting condition]

- When 1 is written to this bit.

[Clearing conditions]

- When a DMA transfer request by software is accepted and DMA transfer is started while the CLRS bit is set to 0 (the SWREQ bit is cleared after DMA transfer is started by software).
- When 0 is written to this bit.

CLRS Bit (DMA Software Start Bit Auto Clear Select)

This bit specifies whether to clear the SWREQ bit to 0 after DMA transfer is started in response to the DMA transfer request generated by setting the SWREQ bit to 1. With this bit set to 0, the SWREQ bit is set to 0 after DMA transfer is started. With this bit set to 1, the SWREQ bit is not set to 0. In this case, a DMA transfer request can be issued again after completion of a transfer.

17.2.11 DMA Status Register (DMSTS)

Address(es): DMAC0.DMSTS 0008 201Eh, DMAC1.DMSTS 0008 205Eh, DMAC2.DMSTS 0008 209Eh, DMAC3.DMSTS 0008 20DEh, DMAC4.DMSTS 0008 211Eh, DMAC5.DMSTS 0008 215Eh, DMAC6.DMSTS 0008 219Eh, DMAC7.DMSTS 0008 21DEh

b7	b6	b5	b4	b3	b2	b1	b0
ACT	—	—	DTIF	—	—	—	ESIF

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	ESIF	Transfer Escape End Interrupt Flag	0: A transfer escape end interrupt has not been generated. 1: A transfer escape end interrupt has been generated.	R/W*1
b3 to b1	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b4	DTIF	Transfer End Interrupt Flag	0: A transfer end interrupt has not been generated. 1: A transfer end interrupt has been generated.	R/W*1
b6, b5	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b7	ACT	DMA Active Flag	0: DMAC operation is suspended. 1: DMAC is operating.	R

Note 1. Only 0 can be written to clear the flag.

ESIF Flag (Transfer Escape End Interrupt Flag)

This flag indicates that the transfer escape end interrupt has been generated.

[Setting conditions]

- When 1-repeat size data transfer is completed in repeat transfer mode with the RPTIE bit in DMINT set to 1.
- When 1-block data transfer is completed in block transfer mode with the RPTIE bit in DMINT set to 1.
- When an extended repeat area overflow on the source address occurs while the SARIE bit in DMINT is set to 1 and the SARA[4:0] bits in DMAMD are set to a value other than 00000b (extended repeat area is specified on the transfer source address)
- When an extended repeat area overflow on the destination address occurs while the DARIE bit in DMINT is set to 1 and the DARA[4:0] bits in DMAMD are set to a value other than 00000b (extended repeat area is specified on the transfer destination address)

[Clearing conditions]

- When 0 is written to this bit.
- When 1 is written to the DTE bit in DMCNT.

DTIF Flag (Transfer End Interrupt Flag)

This flag indicates that the transfer end interrupt has been generated.

[Setting conditions]

- When the specified number of unit-transfers are completed in normal transfer mode (the value of DMCRAL becoming 0 on completion of transfer)
- When the specified number of repeat transfer operations are completed in repeat transfer mode (the value of DMCRB becoming 0 on completion of transfer)
- When the specified number of blocks have been transferred in block transfer mode (the value of DMCRB becoming 0 on completion of transfer)

[Clearing conditions]

- When 0 is written to this bit
- When 1 is written to the DTE bit in DMCNT

ACT Flag (DMA Active Flag)

This flag indicates whether the DMAC is in the idle or active state.

[Setting condition]

- When the DMAC starts data transfer operation

[Clearing condition]

- When data transfer in response to one transfer request is completed

17.2.12 DMA Request Source Flag Control Register (DMCSL)

Address(es): DMAC0.DMCSL 0008 201Fh, DMAC1.DMCSL 0008 205Fh, DMAC2.DMCSL 0008 209Fh, DMAC3.DMCSL 0008 20DFh, DMAC4.DMCSL 0008 211Fh, DMAC5.DMCSL 0008 215Fh, DMAC6.DMCSL 0008 219Fh, DMAC7.DMCSL 0008 21DFh

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	DISEL

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	DISEL	Interrupt Select	0: At the beginning of transfer, clear the interrupt status flag of the request source to 0. 1: At the end of transfer, the interrupt status flag of the request source issues an interrupt to the CPU.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W


DISEL Bit (Interrupt Select)

This bit selects whether the interrupt status flag of the request source is set to 0 or issues an interrupt request to the CPU, at the beginning of DMA transfer.

When DMTMD.DCTG[1:0] = 00b (trigger by software), the setting of the DISEL bit does not affect the operation.

17.2.13 DMAC Module Start Register (DMAST)

Address(es): 0008 2200h



Bit	Symbol	Bit Name	Description	R/W
b0	DMST	DMAC Module Start	0: DMAC module stop 1: DMAC module start	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

DMST Bit (DMAC Module Start)

When this bit is set to 1, DMAC is ready to accept transfer requests for all channels.

When 1 is written to the DMACm.DMCNT.DTE bit (DMA transfer is enabled) of multiple channels and then this bit is set to 1 (DMAC module start), the corresponding multiple channels can be placed in the transfer request acceptable state at the same time.

When the DMST bit is set to 0 during DMA transfer, DMA transfer is suspended after completion of the current data transfer corresponding to a single transfer request. DMA transfer can be resumed by setting the DMST bit to 1 again.

[Setting condition]

- When 1 is written to this bit

[Clearing condition]

- When 0 is written to this bit

17.2.14 DMAC74 Interrupt Status Monitor Register (DMIST)

Address(es): 0008 2204h

b7	b6	b5	b4	b3	b2	b1	b0
DMIS7	DMIS6	DMIS5	DMIS4	—	—	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b4	DMIS4	DMAC4 Interrupt Status Flag	0: DMAC4 interrupt is not requested. 1: DMAC4 interrupt is requested.	R
b5	DMIS5	DMAC5 Interrupt Status Flag	0: DMAC5 interrupt is not requested. 1: DMAC5 interrupt is requested.	R
b6	DMIS6	DMAC6 Interrupt Status Flag	0: DMAC6 interrupt is not requested. 1: DMAC6 interrupt is requested.	R
b7	DMIS7	DMAC7 Interrupt Status Flag	0: DMAC7 interrupt is not requested. 1: DMAC7 interrupt is requested.	R

DMIS_m Flag (DMAC_m Interrupt Status Flag) (m = 4 to 7)

This bit monitors the DMAC_m interrupt request. Writing to this bit will be ignored.

While the DMAC_m.DMINT.DTIE bit is 1 and the DMAC_m.DMSTS.DTIF bit is 1, or the DMAC_m.DMINT.ESIE bit is 1 and the DMAC_m.DMSTS.ESIF bit is 1, the DMIST.DMIS_m bit is set to 1.

17.3 Operation

17.3.1 Transfer Mode

(1) Normal Transfer Mode

In normal transfer mode, one data is transferred by one transfer request. A maximum of 65535 can be set as the number of transfer operations using the DMCRAL of DMACm. When these bits are set to 0000h, no specific number of transfer operations is set; data transfer is performed with the transfer counter stopped (free running mode). Setting DMCRB of DMACm is invalid in normal transfer mode. Except in free running mode, a transfer end interrupt request can be generated after completion of the specified number of transfer operations.

Table 17.3 summarizes the register update operation in normal transfer mode, and Figure 17.2 shows the operation in normal transfer mode.

Table 17.3 Register Update Operation in Normal Transfer Mode

Register	Function	Update Operation after Completion of a Transfer by One Transfer Request
DMACm.DMSAR	Transfer source address	Increment/decrement/fixed/offset addition*1
DMACm.DMDAR	Transfer destination address	Increment/decrement/fixed/offset addition*1
DMACm.DMCRAL	Transfer counter	Decrement by one/not updated (in free running mode)
DMACm.DMCRAH	—	Not updated (Not used in normal transfer mode)
DMACm.DMCRB	—	Not updated (Not used in normal transfer mode)

Note 1. Offset addition can be specified only for DMAC0.




Figure 17.2 Operation in Normal Transfer Mode

(2) Repeat Transfer Mode

In repeat transfer mode, one data is transferred by one transfer request.

A maximum of 1K data can be set as a total repeat transfer size using DMCRA of the DMACm.

A maximum of 64K can be set as the number of repeat transfer operations using DMCRB of the DMACm; therefore, a maximum of 64M data (1K data × 64K counts of repeat transfer operations) can be set as a total data transfer size.

Either the transfer source or transfer destination can be specified as a repeat area. When transfer of the repeat size data is completed, the address of the specified repeat area (DMSAR or DMDAR of the DMACm) returns to the transfer start address. When data of the specified repeat size has all been transferred in repeat transfer mode, DMA transfer can be stopped and the repeat size end interrupt can be requested. DMA transfer can be resumed by writing 1 to the DTE bit in DMCNT of DMACm in the repeat size end interrupt handling.

A transfer end interrupt request can be generated after completion of the specified number of repeat transfer operations. Table 17.4 summarizes the register update operation in repeat transfer mode, and Figure 17.3 shows the operation in repeat transfer mode.

Table 17.4 Register Update Operation in Repeat Transfer Mode

Register	Function	Update Operation after Completion of a Transfer by One Transfer Request	
		When DMACm.DMCRAL is not 1	When DMACm.DMCRAL is 1 (Transfer of the Last Data in Repeat Size)
DMACm.DMSAR	Transfer source address	Increment/decrement/fixe d/offset addition*1	<ul style="list-style-type: none"> • DMACm.DMTMD.DTS[1:0] = 00b Increment/decrement/fixe d/offset addition*1 • DMACm.DMTMD.DTS[1:0] = 01b Initial value of DMACm.DMSAR • DMACm.DMTMD.DTS[1:0] = 10b Increment/decrement/fixe d/offset addition*1
DMACm.DMDAR	Transfer destination address	Increment/decrement/fixe d/offset addition*1	<ul style="list-style-type: none"> • DMACm.DMTMD.DTS[1:0] = 00b Initial value of DMACm.DMDAR • DMACm.DMTMD.DTS[1:0] = 01b Increment/decrement/fixe d/offset addition*1 • DMACm.DMTMD.DTS[1:0] = 10b Increment/decrement/fixe d/offset addition*1
DMACm.DMCRAH	Repeat size	Not updated	Not updated
DMACm.DMCRAL	Transfer counter	Decremente d by one	DMACm.DMCRAH
DMACm.DMCRB	Repeat-count counter	Not updated	Decremente d by one

Note 1. Offset addition can be specified only for DMAC0.




Figure 17.3 Operation in Repeat Transfer Mode

(3) Block Transfer Mode

In block transfer mode, a single block data is transferred by one transfer request.

A maximum of 1K data can be set as a total block transfer size using DMCRA of the DMACm.

A maximum of 64K can be set as the number of block transfer operations using DMCRB of the DMACm; therefore, a maximum of 64M data (1K data × 64K counts of block transfer operations) can be set as a total data transfer size.

Either the transfer source or transfer destination can be specified as a block area. When transfer of a single block data is completed, the address of the specified block area (DMSAR or DMDAR of the DMACm) returns to the transfer start address. When a single block data has all been transferred in block transfer mode, DMA transfer can be stopped and the repeat size end interrupt can be requested. DMA transfer can be resumed by writing 1 to the DTE bit in DMCNT of DMACm in the repeat size end interrupt handling.

Transfer end interrupt request can be generated after completion of the specified number of block transfer operations.

Table 17.5 summarizes the register update operation in block transfer mode, and Figure 17.4 shows the operation in block transfer mode.

Table 17.5 Register Update Operation in Block Transfer Mode

Register	Function	Update Operation after Completion of Single-Block Transfer by One Transfer Request
DMACm.DMSAR	Transfer source address	<ul style="list-style-type: none"> DMACm.DMTMD.DTS[1:0] = 00b Increment/decrement/fixed/offset addition*1 DMACm.DMTMD.DTS[1:0] = 01b Initial value of DMACm.DMSAR DMACm.DMTMD.DTS[1:0] = 10b Increment/decrement/fixed/offset addition*1
DMACm.DMDAR	Transfer destination address	<ul style="list-style-type: none"> DMACm.DMTMD.DTS[1:0] = 00 b Initial value of DMACm.DMDAR DMACm.DMTMD.DTS[1:0] = 01 b Increment/decrement/fixed/offset addition*1 DMACm.DMTMD.DTS[1:0] = 10 b Increment/decrement/fixed/offset addition*1
DMACm.DMCRAH	Block size	Not updated
DMACm.DMCRAL	Block size counter	DMACm.DMCRAH
DMACm.DMCRB	Transfer-block counter	Decrement by one

Note 1. Offset addition can be specified only for DMAC0.




Figure 17.4 Operation in Block Transfer Mode

17.3.2 Extended Repeat Area Function

The DMAC supports a function to specify the extended repeat areas on the transfer source and destination addresses. With the extended repeat areas set, the address registers repeatedly indicate the addresses of the specified extended repeat areas.

The extended repeat areas can be specified separately to the transfer source address register (DMSAR) and transfer destination address register (DMDAR) of DMACm.

The extended repeat area on the source address is specified by the SARA[4:0] bits in DMAMD of DMACm. The extended repeat area on the destination address is specified by the DARA[4:0] bits in DMAMD of DMACm. The size can be specified separately for the source and destination sides.

However, the area (of transfer source or transfer destination) which is specified as the repeat area or block area should not be specified as the extended repeat area.

When the address register value reaches the end address of the extended repeat area and the extended repeat area overflows, DMA transfer is stopped and an interrupt by an extended repeat area overflow can be requested. When an overflow occurs in the extended repeat area on the transfer source while the SARIE bit in DMINT of DMACm is set to 1, the ESIF flag in DMSTS of DMACm is set to 1 and the DTE bit in DMCNT of DMACm is set to 0 to stop DMA transfer. At this time, if the ESIE bit in DMINT of DMACm is set to 1, an interrupt by an extended repeat area overflow is requested. When the DARIE bit in DMINT of DMACm is set to 1, the destination address register becomes a target to apply the function. DMA transfer can be resumed by writing 1 to the DTE bit in DMCNT of DMACm in the interrupt handling.

Figure 17.5 shows an example of the extended repeat area operation.




Figure 17.5 Example of Extended Repeat Area Operation

When an interrupt by an extended repeat area overflow is used in block transfer mode, the following should be taken into consideration.

When a transfer is stopped by an interrupt by an extended repeat area overflow, the address register must be set so that the block size is a power of 2 or the block size boundary is aligned with the extended repeat area boundary. When an overflow on the extended repeat area occurs during a transfer of one block, the interrupt by the overflow is suspended until transfer of the block is completed, and the transfer overruns.

Figure 17.6 shows an example when the extended repeat area function is used in block transfer mode.




Figure 17.6 Example of Extended Repeat Area Function in Block Transfer Mode

17.3.3 Address Update Function using Offset

The source and destination addresses can be updated by fixing, increment, decrement, or offset addition. When the offset addition is selected, the offset specified by the DMA offset register (DMOFR of DMAC0) is added to the address every time the DMAC performs one data transfer. This function realizes a data transfer where addresses are allocated to separated areas.

Offset subtraction can also be realized by setting a negative value in DMOFR register of DMAC0. In this case, the negative value must be 2's complement.

Address update function using offset can be specified only for the DMAC0 channel.

Table 17.6 shows the address update method in each address update mode.

Table 17.6 Address Update Method in Each Address Update Mode

Address Update Mode	Settings of DMACm.DMAMD.SM[1:0] and DMACm.DMAMD.DM[1:0] for Address Update Modes	Address Update Method (for Different SZ[1:0] Settings in DMTMD of DMACm)		
		SZ[1:0] = 00b	SZ[1:0] = 01b	SZ[1:0] = 10b
Address fixed	00b	Fixed		
Offset addition	01b	+DMACm.DMOFR*1		
Increment	10b	+1	+2	+4
Decrement	11b	-1	-2	-4

Note 1. When setting a negative value in the DMA offset register, the value must be 2's complement. The 2's complement is obtained by the following formula.

2's complement of a negative offset value = $\sim(\text{offset}) + 1$ (\sim : bit inversion)

(1) Basic Transfer Using Offset Addition

Figure 17.7 shows an example of address updating using offset addition.




Figure 17.7 Example of Address Updating by Offset Addition

In Figure 17.7, the transfer data is 32 bits long, and offset addition and increment are set as the transfer source address update mode and transfer destination address update mode, respectively. The second and subsequent data is each read from the transfer source address obtained by adding the offset value to the previous address. The data read from the addresses at the specified intervals is written to the continuous locations on the destination.

(2) Example of XY Conversion Using Offset Addition

Figure 17.8 shows the XY conversion using offset addition in repeat transfer mode.

Settings are as follows:

- DMAC0.DMAMD: Transfer source address update mode: Offset addition
- DMAC0.DMAMD: Transfer destination address update mode: Destination address is incremented.
- DMAC0.DMTMD: Transfer data size select: 32 bits
- DMAC0.DMTMD: Transfer mode select: Repeat transfer
- DMAC0.DMTMD: Repeat area select: The source is specified as the repeat area.
- DMAC0.DMOFR: Offset address: 10h
- DMAC0.DMCRA: Repeat size: 4h
- DMAC0.DMINT: The repeat size end interrupt is enabled.




Figure 17.8 XY Conversion Operation Using Offset Addition in Repeat Transfer Mode

When a transfer starts, the offset value is added to the transfer source address every time data is transferred. The transfer data is written to the destination continuous addresses. When data 4 is transferred, which means that the repeat size of transfers is completed, the transfer source address returns to the transfer start address (address of data 1 on the transfer source) and a repeat size end interrupt is requested. While this interrupt stops the transfer temporarily, perform the following.

- DMAC0.DMSAR: Rewrite the DMA transfer source address to the address of data 5 (with the above example, the data 1 address + 4).
- DMAC0.DMCNT: Set the DTE bit to 1.

The DMA transfer is resumed from the state when the DMA transfer is stopped. After that, the operations described above are repeated until the transfer source data is transposed to the destination area (XY conversion).

Figure 17.9 shows a flowchart of the XY conversion.




Figure 17.9 XY Conversion Flowchart Using Offset Addition in Repeat Transfer Mode

17.3.4 Request Sources

Software, the interrupt requests from the peripheral modules, and the external interrupt requests can be specified as the DMA request sources. Setting the DCTG[1:0] bits in DMTMD of DMAC_m selects the request source.

(1) Trigger by Software

Setting the DCTG[1:0] bits in DMTMD of DMAC_m to 00b enables the trigger by software.

To start DMA transfer by software, set the DCTG[1:0] bits in DMTMD of DMAC_m to 00b, and then set the DTE bit in DMCNT of DMAC_m to 1 (DMA transfer is enabled) and the SWREQ bit in DMREQ of DMAC_m to 1 (DMA transfer is requested) with the DMST bit in DMAST set to 1 (DMAC module start).

When the DMAC is triggered by software while the CLRS bit in DMREQ of DMAC_m is 0, the SWREQ bit in DMREQ of DMAC_m is set to 0 after data transfer is started in response to a DMA transfer request.

When the DMAC is triggered by software while the CLRS bit is 1, the SWREQ bit is not set to 0 after data transfer is started. In this case, a DMA transfer request is issued again after completion of a transfer.

(2) Trigger by Interrupt Requests from On-Chip Peripheral Modules or External Interrupt Requests

Interrupt requests from the on-chip peripheral modules and external interrupt requests can be specified as the DMA request sources. The request source can be selected separately for each channel using the DMRSR_m registers (m = 0 to 7) of the ICU.

The DMA transfer is triggered when an interrupt request from the on-chip peripheral module or an external interrupt request is generated while the DCTG[1:0] bits in DMTMD of DMAC_m are set to 01b (interrupts from the peripheral modules and the external interrupt pins are selected), the DTE bit in DMCNT of DMAC_m is set to 1 (DMA transfer is enabled), and the DMST bit in DMAST is set to 1 (DMAC module start).

For interrupt requests specified as DMA request sources, refer to Table 14.4, Interrupt Vector Table, in section 14, Interrupt Controller (ICUC).

17.3.5 Operation Timing

Figure 17.10 and Figure 17.11 show DMAC operation timing examples.




Figure 17.10 DMAC Operation Timing Example (1) (Trigger by Interrupt from Peripheral Module/External Interrupt Input Pin, Normal Transfer Mode, Repeat Transfer Mode)




Figure 17.11 DMAC Operation Timing Example (2) (Trigger by Interrupt from Peripheral Module/External Interrupt Input Pin, Block Transfer Mode, Block Size = 4)

17.3.6 DMAC Execution Cycles

Table 17.7 lists execution cycles in one DMAC data transfer operation.

Table 17.7 DMAC Execution Cycles

Transfer Mode	Data Transfer (Read)	Data Transfer (Write)
Normal	Cr+1	Cw
Repeat	Cr+1	Cw
Block*1	P × Cr	P × Cw

Note 1. This is the case when the block size is 2 or more. When the block size is 1, normal transfer cycle is applied.

P: Block size (DMCRAH register setting)

Cr: Data read destination access cycle

Cw: Data write destination access cycle

Cr and Cw depend on the access destination. For the number of cycles for each access destination, see section 43, RAM, section 44, Flash Memory (FLASH), section 5, I/O Registers, and section 15.2.6, External Bus.

The unit for +1 in “Data Transfer (Read)” column is one system clock cycle (ICLK).

For the operation example, see section 17.3.5, Operation Timing.

17.3.7 Activating the DMAC

Figure 17.12 shows the register setting procedure.




Figure 17.12 Register Setting Procedure

17.3.8 Starting DMA Transfer

Setting the DTE bit in DMCNT of DMAC_m to 1 (DMA transfer enabled) and setting the DMST bit in DMAST to 1 (DMAC module start) enable DMA transfer of channel m (m = 0 to 7).

Another transfer request cannot be accepted during the transfer of other DMAC channel or DTC. When the proceeding transfer is completed, channel arbitration is performed where a DMA transfer request of the highest priority channel is accepted and DMA transfer of the channel starts. When DMA transfer starts, the ACT bit in DMSTS of DMAC_m is set to 1 (the DMAC is in the active state).

17.3.9 Registers during DMA Transfer

The DMAC registers are updated by a DMA transfer. The value to be updated differs according to the other settings and the transfer state. The registers to be updated are DMSAR, DMDAR, DMCRA, DMCRB, DMCNT, and DMSTS of DMAC_m.

(1) DMA Source Address Register (DMAC_m.DMSAR)

When data has been transferred in response to one transfer request, the contents of DMSAR are updated to the address to be accessed by the next transfer request.

For details on register update operation in each transfer mode, refer to Table 17.3 to Table 17.5.

(2) DMA Destination Address Register (DMAC_m.DMDAR)

When data has been transferred in response to one transfer request, the contents of DMDAR are updated to the address to be accessed by the next transfer request.

For details on register update operation in each transfer mode, refer to Table 17.3 to Table 17.5.

(3) DMA Transfer Count Register (DMAC_m.DMCRA)

When data has been transferred in response to one transfer request, the count value is updated. The update operation depends on the transfer mode selected.

For details on register update operation in each transfer mode, refer to Table 17.3 to Table 17.5.

(4) DMA Block Transfer Count Register (DMAC_m.DMCRB)

When data has been transferred in response to one transfer request, the count value is updated. The update operation depends on the transfer mode selected.

For details on register update operation in each transfer mode, refer to Table 17.3 to Table 17.5.

(5) DMA Transfer Enable Bit (DMAC_m.DMCNT.DTE)

Although the DMAC_m.DMCNT.DTE bit enables or disables data transfer by the register write access, it is automatically set to 0 by the DMAC according to the DMA transfer state.

The conditions for clearing this bit by the DMAC are as follows:

- When the specified total volume of data transfer is completed
- When DMA transfer is stopped by the repeat size end interrupt
- When DMA transfer is stopped by the extended repeat area overflow interrupt

Writing to the registers for the channels when the corresponding DMAC_m.DMCNT.DTE bit is set to 1 is prohibited (except for DMAC_m.DMCNT). In this case, writing must be performed after the bit is set to 0.

(6) DMA Active Flag (DMAC_m.DMSTS.ACT)

The ACT bit in DMSTS of DMAC_m indicates whether the DMAC_m is in the idle or active state.

This flag is set to 1 when the DMAC starts data transfer, and is set to 0 when data transfer in response to one transfer request is completed.

Even when DMA transfer is stopped by writing 0 to the DTE bit in DMCNT of DMAC_m during DMA transfer, this flag remains 1 until DMA transfer is completed.

(7) Transfer End Interrupt Flag (DMAC_m.DMSTS.DTIF)

The DTIF flag in DMSTS of DMAC_m is set to 1 after DMA transfer of the total transfer size of data is completed.

When both this flag and the DTIE bit in DMINT of DMAC_m are set to 1, a transfer end interrupt is requested.

This flag is set to 1 when the DMA transfer bus cycle is completed and the ACT flag in DMSTS of DMAC_m is set to 0 indicating the DMA transfer end.

This flag is automatically set to 0 when the DTE bit in DMCNT of DMAC_m is set to 1 during the interrupt handling.

(8) Transfer Escape End Interrupt Flag (DMAC_m.DMSTS.ESIF)

The ESIF flag in DMSTS of DMAC_m is set to 1 when a repeat size end interrupt or extended repeat area overflow interrupt is requested. When this bit and the ESIE bit in DMINT of DMAC_m are set to 1, a transfer escape end interrupt is requested.

This flag is set to 1 when the bus cycle of the DMA transfer having caused the interrupt request is completed and the ACT flag in DMSTS of DMAC_m is set to 0 indicating the DMA transfer end.

This flag is automatically set to 0 when the DTE bit in DMCNT of DMAC_m is set to 1 during an interrupt handling.

Before sending an interrupt request from the DMAC to the CPU or the DTC, the interrupt control register must be set. For details, see section 14, Interrupt Controller (ICUC).

17.3.10 Channel Priority

When multiple DMA transfer requests are present, the DMAC determines the priority of channels that have DMA transfer requests.

The channel priority is fixed as channel 0 > channel 1 > channel 2 > channel 3 > channel 4 > channel 5 > channel 6 > channel 7 (channel 0: highest).

When a DMA transfer request is generated during data transfer, channel arbitration is started after the final data has been transferred, and DMA transfer of the higher-priority channel starts.

17.4 Ending DMA Transfer

The operation for ending DMA transfer depends on the transfer end conditions. When DMA transfer ends, the DTE bit in DMCNT and the ACT flag in DMSTS of DMAC_m are changed from 1 to 0, indicating that DMA transfer has ended.

17.4.1 Transfer End by Completion of Specified Total Number of Transfer Operations

(1) In Normal Transfer Mode (DMAC_m.DMTMD.MD[1:0] = 00b)

When the value of DMCRAL of DMAC_m changes from 1 to 0, DMA transfer ends on the corresponding channel, and the DTE bit in DMCNT of DMAC_m is set to 0 and the DTIF bit in DMSTS of DMAC_m is set to 1 at the same time. If the DTIE bit in DMINT of DMAC_m is 1 at this time, a transfer end interrupt request is issued to the CPU or the DTC.

(2) In Repeat Transfer Mode (DMAC_m.DMTMD.MD[1:0] = 01b)

When the value of DMCRB of DMAC_m changes from 1 to 0, DMA transfer ends on the corresponding channel, and the DTE bit in DMCNT of DMAC_m is set to 0 and the DTIF bit in DMSTS of DMAC_m is set to 1 at the same time. If the DTIE bit in DMINT of DMAC_m is 1 at this time, an interrupt request is issued to the CPU or the DTC.

(3) In Block Transfer Mode (DMAC_m.DMTMD.MD[1:0] = 10b)

When the value of DMCRB of DMAC_m changes from 1 to 0, DMA transfer ends on the corresponding channel, and the DTE bit in DMCNT of DMAC_m is set to 0 and the DTIF bit in DMSTS of DMAC_m is set to 1 at the same time. If the DTIE bit in DMINT of DMAC_m is 1 at this time, an interrupt request is issued to the CPU or the DTC.

Before sending an interrupt request from the DMAC to the CPU or the DTC, the interrupt control register must be set. For details, see section 14, Interrupt Controller (ICUC).

17.4.2 Transfer End by Repeat Size End Interrupt

In repeat transfer mode, a repeat size end interrupt is requested when transfer of a 1-repeat size of data is completed while the RPTIE bit in DMINT of DMAC_m is set to 1. When the interrupt is requested to complete DMA transfer, the DTE bit in DMCNT of DMAC_m is set to 0 and the ESIF flag in DMSTS of DMAC_m is set to 1. If the ESIE bit in DMINT of DMAC_m is 1 at this time, an interrupt request is issued to the CPU or the DTC. Here, the transfer can be resumed by writing 1 to the DTE bit in DMCNT of DMAC_m.

A repeat size end interrupt can be requested also in block transfer mode. In block transfer mode, the interrupt is requested in the same way as in repeat transfer mode when transfer of a 1-block size data is completed.

Before sending an interrupt request from the DMAC to the CPU or the DTC, the interrupt control register must be set. For details, see section 14, Interrupt Controller (ICUC).

17.4.3 Transfer End by Interrupt on Extended Repeat Area Overflow

When an overflow on the extended repeat area occurs while the extended repeat area is specified and the SARIE or DARIE bit in DMINT of DMAC_m is set to 1, an interrupt by an extended repeat area overflow is requested. When the interrupt is requested, the DMA transfer is terminated, the DTE bit in DMCNT of DMAC_m is set to 0, and the ESIF flag in DMSTS of DMAC_m is set to 1. If the ESIE bit in DMINT of DMAC_m is 1 at this time, an interrupt request is issued to the CPU or the DTC.

Even if an interrupt by an extended repeat area overflow is requested during a read cycle, the following write cycle is performed.

In block transfer mode, even if an interrupt by an extended repeat area overflow is requested during a 1-block transfer, the remaining data in the block is transferred; transfer is terminated after a block transfer.

Before sending an interrupt request from the DMAC to the CPU or the DTC, the interrupt control register must be set. For details, see section 14, Interrupt Controller (ICUC).

17.5 Interrupts

Each DMAC channel can output an interrupt request to the CPU or the DTC after transfer in response to one request is completed. When the transfer destination is the external bus or the on-chip peripheral bus, an interrupt request is generated upon completion of data write to the write buffer not to the actual transfer destination.

Table 17.8 lists the relation among the interrupt sources, the interrupt status flags, and the interrupt enable bits. Figure 17.13 shows the schematic logic diagram of interrupt outputs (DMAC0 to DMAC3). Figure 17.14 shows the schematic logic diagram of interrupt outputs (DMAC4 to DMAC7). Figure 17.15 shows the DMAC interrupt handling routine to resume/terminate DMA transfer.

Table 17.8 Relation among Interrupt Sources, Interrupt Status Flags, and Interrupt Enable Bits

Interrupt Sources	Interrupt Enable Bits	Interrupt Status Flags	Request Output Enable Bits
Transfer end	—	DMACm.DMSTS.DTIF	DMACm.DMINT.DTIE
Escape transfer end	Repeat size end	DMACm.DMINT.RPTIE	DMACm.DMINT.ESIE
	Source address extended repeat area overflow	DMACm.DMINT.SARIE	
	Destination address extended repeat area overflow	DMACm.DMINT.DARIE	




Figure 17.13 Schematic Logic Diagram of Interrupt Outputs (DMAC0 to DMAC3)




Figure 17.14 Schematic Logic Diagram of Interrupt Outputs (DMAC4 to DMAC7)

Specifically, the different procedures are used for canceling an interrupt to restart DMA transfer in the following two cases: (1) discontinuing or terminating DMA transfer and (2) continuing DMA transfer.

(1) When Discontinuing or Terminating DMA Transfer

Write 0 to the DTIF bit in DMSTS of DMACm to clear a transfer end interrupt, and to the ESIF bit in DMSTS of DMACm to clear a repeat size interrupt and an extended repeat area overflow interrupt. The DMACm remains in the stop state. When starting another DMA transfer after that, set the appropriate registers, and set the DTE bit in DMCNT of DMACm to 1 (DMA transfer enabled).

(2) When Continuing DMA Transfer

Write 1 to the DTE bit in DMCNT of DMACm. The ESIF bit in DMSTS of DMACm is automatically set to 0 (interrupt source cleared), and DMA transfer is resumed.




Figure 17.15 DMAC Interrupt Handling Routine to Resume/Terminate DMA Transfer

17.6 Event Link

Each DMAC channel outputs an event link request signal each time the channel completes data transfer (or block transfer in block transfer mode). However, when the transfer destination is the external bus or internal peripheral bus, an event link request signal is generated when the writing to the write buffer is accepted.

17.7 Low-Power Consumption Function

Before transition to the module-stop state, all-module clock stop mode, software standby mode, or deep software standby mode, set the DMST bit in DMAST to 0 (the DMAC suspended), and then perform the following.

(1) Module-Stop Function

Writing 1 to the MSTPA28 bit (transition to the module-stop state) in MSTPCRA enables the module-stop function of the DMAC. If DMA transfer is in progress at the time a 1 is written to the MSTPA28 bit, the transition to the module-stop state proceeds after DMA transfer has ended. While the MSTPA28 bit is 1, accessing the DMAC registers are prohibited.

Writing 0 to the MSTPA28 bit releases the DMAC from the module-stop state.

(2) All-Module Clock Stop Mode

Make settings in accord with the procedure under section 11.5.2.1, Transition to All-Module Clock Stop Mode, in section 11, Low Power Consumption.

If DMA transfer operations are in progress at the time the WAIT instruction is executed, the transition to all-module clock stop mode follows the completion of DMA transfer.

The DMAC is released from the module-stop state by writing 0 to the MSTPCRA.MSTPA28 bit following recovery from all-module clock stop mode.

(3) Software Standby and Deep Software Standby Modes

Make settings in accord with the procedure under section 11.5.3.1, Transition to Software Standby Mode or section 11.5.4.1, Transition to Deep Software Standby Mode, in section 11, Low Power Consumption.

If DMA transfer operations are in progress at the time the WAIT instruction is executed, the transition to software standby or deep software standby follows the completion of DMA transfer.

(4) Note on Low-Power Consumption Function

For the WAIT instruction and the register setting procedure, see section 11.6.6, Timing of WAIT Instruction in section 11, Low Power Consumption.

To perform DMA transfer after returning from low-power consumption mode, set the DMST bit in DMAST to 1 again. To use a request that is generated in all-module clock-stop mode and software standby mode as an interrupt request to the CPU but not as a DMAC startup request, specify the CPU as the interrupt request destination in accordance with the description in section 14, Interrupt Controller (ICUC), and then execute the WAIT instruction.

17.8 Usage Notes

17.8.1 DMA Transfer to External Devices

In DMA transfer to an external device, the ACT bit in DMSTS of DMAC_m may be set to 0 (DMAC transfer suspended) during the period from the beginning of the final data write to the end of the external bus access.

17.8.2 DMA Transfer to Peripheral Modules

In DMA transfer to a peripheral module, the ACT bit in DMSTS of DMAC_m may be set to 0 (DMAC transfer suspended) during the period from the beginning of the final data write to the end of the peripheral bus access.

17.8.3 Access to the Registers during DMA Transfer

Do not write to the DMSAR, DMDAR, DMCRA, DMCRB, DMTMD, DMINT, DMAMD, DMOFR, and DMCSL registers of DMAC_m while the ACT bit in DMSTS of the same channel is set to 1 (DMAC active state) or the DTE bit in DMCNT of the same channel is set to 1 (DMA transfer enabled).

17.8.4 DMA Transfer to Reserved Areas

DMA transfer to the reserved areas is prohibited. If such an access is made, transfer results are not guaranteed. For details on the reserved areas, see section 4, Address Space.

17.8.5 Interrupt Request by the DMA Request Source Flag Control Register (DMCSL) at the End of Each Transfer

While the DMAC_m.DMCSL.DISEL bit is 1, an interrupt request is issued to the CPU at the end of each transfer that has been triggered by one DMA request. Unlike the transfer end interrupt that the DMAC outputs or the escape end interrupt, the interrupt of this type is issued to the CPU at the end of DMA transfer without clearing the interrupt status flag of the DMA request source to 0 by changing the interrupt request destination to the CPU. In this case, since the interrupt status flag is not set to 0 at the end of DMAC transfer, it should be set to 0 by the CPU interrupt routine.

The interrupt flag is cleared when the CPU interrupt is accepted.

For the change of the settings on the interrupt flag or the interrupt request destination, see section 14, Interrupt Controller (ICUC). For the DMAC_m.DMCSL.DISEL bit setting, see section 17.2.12, DMA Request Source Flag Control Register (DMCSL).

17.8.6 Setting of DMAC Trigger Select Register of the Interrupt Controller (ICU.DMRSR_m)

The DMAC trigger select register (ICU.DMRSR_m) should be set while the DMA transfer enable bit (DMAC_m.DMCNT.DTE) is 0 (DMA transfer is disabled). Moreover, the DTC transfer request enable register (ICU.DTCER_m) that corresponds to the same vector number that has been set by the ICU.DMRSR_m register should not be set to 1. For details on the ICU.DTCER_n and ICU.DMRSR_m, see section 14, Interrupt Controller (ICUC).

17.8.7 Suspending or Restarting DMA Transfer

To suspend a DMA transfer request, write 0 to the interrupt enable bit for the request source (ICU.IER_n.IEN_j bit). To restart the DMA transfer, write 1 to the ICU.IER_n.IEN_j bit with the setting shown in section 17.3.7, Activating the DMAC.

18. Data Transfer Controller (DTCa)

This MCU incorporates a data transfer controller (DTC).

The DTC is triggered by an interrupt request to perform data transfers.

18.1 Overview

Table 18.1 lists the specifications of the DTC, and Figure 18.1 shows a block diagram of the DTC.

Table 18.1 DTC Specifications

Item	Description
Number of transfer channels	<ul style="list-style-type: none"> The same number as all interrupt sources that can start the DTC transfer.
Transfer modes	<ul style="list-style-type: none"> Normal transfer mode A single transfer request leads to a single data transfer. Repeat transfer mode A single transfer request leads to a single data transfer. The transfer address is returned to the transfer start address after the number of data transfers corresponding to "repeat size". The maximum number of repeat transfers is 256, and the maximum data transfer size is 256 × 32 bits, 1024 bytes. Block transfer mode A single transfer request leads to the transfer of a single block. The maximum block size is 256 × 32 bits = 1024 bytes.
Chain transfer	<ul style="list-style-type: none"> Multiple types of data transfers can sequentially be executed in response to a single request. Either "performed only when the transfer counter becomes 0" or "every time" can be selected.
Transfer space	<ul style="list-style-type: none"> In short-address mode: 16 Mbytes (Areas from 0000 0000h to 007F FFFFh and FF80 0000h to FFFF FFFFh except reserved areas) In full-address mode: 4 Gbytes (Area from 0000 0000h to FFFF FFFFh except reserved areas)
Data transfer units	<ul style="list-style-type: none"> Single data: 1 byte (8 bits), 1 word (16 bits), 1 longword (32 bits) Single block size: 1 to 256 data
CPU interrupt source	<ul style="list-style-type: none"> An interrupt request can be generated to the CPU on a request source for a data transfer. An interrupt request can be generated to the CPU after a single data transfer. An interrupt request can be generated to the CPU after data transfer of specified volume.
Event link function	An event link request is generated after one data transfer (for block, after one block transfer).
Read skip	Reading of the transfer information can be skipped when the same transfer is repeated.
Write-back skip	Write-back of the transferred data that is not updated can be skipped when the address of the transfer source or destination is fixed.
Low power consumption function	Module stop state can be set.





Figure 18.1 DTC Block Diagram

18.2 Register Descriptions

Registers MRA, MRB, SAR, DAR, CRA, and CRB are DTC internal registers, which cannot be directly accessed from the CPU. Values to be set in these DTC internal registers are placed in the RAM area as transfer information. When accepting a transfer request, the DTC reads the transfer information from the RAM area and sets it in the internal registers. After the data transfer ends, the values of the updated internal register are written back to the RAM area as transfer information.

18.2.1 DTC Mode Register A (MRA)

Address(es): (inaccessible directly from the CPU)



Bit	Symbol	Bit Name	Description	R/W
b1, b0	—	Reserved	Set these bits to 0.	—
b3, b2	SM[1:0]	Transfer Source Address Addressing Mode	b3 b2 0 0: The address in the SAR register is fixed. (write-back to SAR is skipped.) 0 1: The address in the SAR register is fixed. (write-back to SAR is skipped.) 1 0: The SAR value is incremented after a data transfer. (+1 when the SZ[1:0] bits are 00b, +2 when 01b, +4 when 10b) 1 1: The SAR value is decremented after a data transfer. (−1 when the SZ[1:0] bits are 00b, −2 when 01b, −4 when 10b)	—
b5, b4	SZ[1:0]	DTC Data Transfer Size	b5 b4 0 0: Byte (8-bit) transfer 0 1: Word (16-bit) transfer 1 0: Longword (32-bit) transfer 1 1: Setting prohibited	—
b7, b6	MD[1:0]	DTC Transfer Mode Select	b7 b6 0 0: Normal transfer mode 0 1: Repeat transfer mode 1 0: Block transfer mode 1 1: Setting prohibited	—

MRA register is used to select the DTC operating mode and cannot be accessed directly from the CPU.

18.2.2 DTC Mode Register B (MRB)

Address(es): (inaccessible directly from the CPU)

	b7	b6	b5	b4	b3	b2	b1	b0
	CHNE	CHNS	DISEL	DTS	DM[1:0]	—	—	
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b1, b0	—	Reserved	Set these bits to 0.	—
b3, b2	DM[1:0]	Transfer Destination Address Addressing Mode	^{b3 b2} 0 0: The address in the DAR register is fixed. (Write-back to DAR is skipped.) 0 1: The address in the DAR register is fixed. (Write-back to DAR is skipped.) 1 0: The DAR value is incremented after data transfer. (+1 when the MRA.SZ[1:0] bits are 00b, +2 when 01b, +4 when 10b) 1 1: The DAR value is decremented after data transfer. (−1 when the MRA.SZ[1:0] bits are 00b, −2 when 01b, −4 when 10b)	—
b4	DTS	DTC Transfer Mode Select	0: Transfer destination side is repeat area or block area. 1: Transfer source side is repeat area or block area.	—
b5	DISEL	DTC Interrupt Select	0: An interrupt request to the CPU is generated on completion of the specified number of data transfers. 1: An interrupt request to the CPU is generated for each data transfer.	—
b6	CHNS	DTC Chain Transfer Select	0: Chain transfer is performed on completion of each transfer. 1: Chain transfer is performed only when the transfer counter is changed from 1 to 0 or 1 to CRAH.	—
b7	CHNE	DTC Chain Transfer Enable	0: Chain transfer is disabled. 1: Chain transfer is enabled.	—

MRB register is used to select the DTC operating mode and cannot be accessed directly from the CPU.

DTS Bit (DTC Transfer Mode Select)

The DTS bit specifies the side (transfer source or destination) to be a repeat area or block area in repeat transfer mode or block transfer mode.

CHNS Bit (DTC Chain Transfer Select)

The CHNS bit selects the chain transfer condition.

When the CHNE bit is 0, setting of the CHNS bit is ignored. For details on the conditions to select the chain transfer, refer to Table 18.3, Chain Transfer Conditions.

When the next transfer is chain transfer, completion of the specified number of transfers is not determined, the interrupt status flag for the request source is not cleared, and an interrupt request to the CPU is not generated.

CHNE Bit (DTC Chain Transfer Enable)


The CHNE bit enables or disables chain transfer.

The chain transfer condition is selected by the CHNS bit.

For details of chain transfer, refer to section 18.4.6, Chain Transfer.

18.2.3 DTC Transfer Source Register (SAR)

Address(es): (inaccessible directly from the CPU)



SAR register is used to set the transfer source start address.


In full-address mode, 32 bits are valid.

In short-address mode, lower 24 bits are valid and upper 8 bits (b31 to b24) are ignored. The address of this register is extended by the value specified by b23.

SAR register cannot be accessed directly from the CPU.

18.2.4 DTC Transfer Destination Register (DAR)

Address(es): (inaccessible directly from the CPU)



DAR register is used to set the transfer destination start address.

In full-address mode, 32 bits are valid.


In short-address mode, lower 24 bits are valid and upper 8 bits (b31 to b24) are ignored. The address of this register is extended by the value specified by b23.

DAR register cannot be accessed directly from the CPU.

18.2.5 DTC Transfer Count Register A (CRA)


- Normal transfer mode

Address(es): (inaccessible directly from the CPU)



- Repeat transfer mode/block transfer mode

Address(es): (inaccessible directly from the CPU)



Symbol	Register Name	Description	R/W
CRAL	Transfer Counter A Lower Register	Set transfer count. This register functions as a transfer counter during data transfer.	—
CRAH	Transfer Counter A Upper Register	Set transfer count. This register functions as a reload register during data transfer.	—

Note: The function depends on transfer mode.

Note: Set CRAH and CRAL to the same value in repeat transfer mode and block transfer mode.

This register is for counting the number of transfers and cannot be accessed directly from the CPU.

(1) Normal transfer mode (MRA.MD[1:0] bits = 00b)

CRA register functions as a 16-bit transfer counter in normal transfer mode.

The transfer count is 1, 65535, and 65536 when the set value is 0001h, FFFFh, and 0000h, respectively.

The CRA value is decremented (-1) at each data transfer.

(2) Repeat transfer mode (MRA.MD[1:0] bits = 01b)

The CRAH register retains the transfer count and the CRAL register functions as an 8-bit transfer counter.

The transfer count is 1, 255, and 256 when the set value is 01h, FFh, and 00h, respectively.

The CRAL value is decremented (-1) at each data transfer. When it reaches 00h, the CRAH value is reloaded to the CRAL register.

(3) Block transfer mode (MRA.MD[1:0] bits = 10b)


The CRAH register retains the block size and the CRAL register functions as an 8-bit block size counter.

The transfer count is 1, 255, and 256 when the set value is 01h, FFh, and 00h, respectively.

The CRAL value is decremented (-1) at each data transfer. When it reaches 00h, the CRAH value is reloaded to the CRAL register.

18.2.6 DTC Transfer Count Register B (CRB)

Address(es): (inaccessible directly from the CPU)



CRB register is used to set the block transfer count for block transfer mode and cannot be accessed directly from the CPU.


The transfer count is 1, 65535, and 65536 when the set value is 0001h, FFFFh, and 0000h, respectively.

The CRB value is decremented (-1) when the final data of a single block size is transferred.

When normal transfer mode or repeat transfer mode is selected, this register is not used and the set value is ignored.

18.2.7 DTC Control Register (DTCCR)

Address(es): DTC.DTCCR 0008 2400h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b3	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b4	RRS	DTC Transfer Information Read Skip Enable	0: Transfer information read is not skipped. 1: Transfer information read is skipped when vector numbers match.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

DTCCR register is used to control the DTC operation.

RRS Bit (DTC Transfer Information Read Skip Enable)


The DTC vector number is compared with the vector number in the previous data transfer.

When these vector numbers match and the RRS bit is set to 1, DTC data transfer is performed without reading the transferred information. However, when the previous transfer was chain transfer, the transferred information is read regardless of the value of the RRS bit.

Furthermore, when the transfer counter (CRA register) became 0 during the previous normal transfer and when the transfer counter (CRB register) became 0 during the previous block transfer, the transferred information is read regardless of the RRS bit value.

18.2.8 DTC Vector Base Register (DTCVBR)

Address(es): DTC.DTCVBR 0008 2404h




The DTCVBR register is used to set the base address for calculating the address to which the DTC vector is allocated. Values for the upper 4 bits (b31 to b28) cannot be written but reflect the value written to b27. The lower 10 bits are reserved and the values are fixed to 0. Write 0 to the lower 10 bits if necessary.

It can be set in the range of 0000 0000h to 07FF FC00h and F800 0000h to FFFF FC00h in 1-Kbyte units.

18.2.9 DTC Address Mode Register (DTCADM0D)

Address(es): DTC.DTCADM0D 0008 2408h



Bit	Symbol	Bit Name	Description	R/W
b0	SHORT	Short-Address Mode Set	0: Full-address mode 1: Short-address mode	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

DTCADM0D register is used to specify the area accessible by the DTC.

SHORT Bit (Short-Address Mode Set)


This bit is used to select address mode of registers SAR and DAR.

Full-address mode allows the DTC to access to a 4-Gbyte space (0000 0000h to FFFF FFFFh).

Short-address mode allows the DTC to access to a 16-Mbyte space (0000 0000h to 007F FFFFh and FF80 0000h to FFFF FFFFh).

18.2.10 DTC Module Start Register (DTCST)

Address(es): DTC.DTCST 0008 240Ch



Bit	Symbol	Bit Name	Description	R/W
b0	DTCST	DTC Module Start	0: DTC module stop 1: DTC module start	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

DTCST Bit (DTC Module Start)

Set the DTCST bit to 1 to enable the DTC to accept transfer requests. When this bit is set to 0, transfer requests are no longer accepted.

If this bit is set to 0 during data transfer, the accepted transfer request is active until the processing is completed.

Set the DTCST bit to 0 before making a transition to the module stop state, all-module clock stop mode, software standby mode, or deep software standby mode.

Set the DTCST bit to 1 to resume the data transfer after returning from the module stop state, all-module clock stop mode, or software standby mode.

For details on transitions to the module stop state, all-module clock stop mode, software standby mode, and deep software standby mode, refer to section 18.9, Low Power Consumption Function, and section 11, Low Power Consumption.

18.2.11 DTC Status Register (DTCSTS)

Address(es): DTC.DTCSTS 0008 240Eh



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	VECN[7:0]	DTC Active Vector Number Monitoring Flag	These bits indicate the vector number for the request source when data transfer is in progress. The value is only valid if data transfer is in progress (the value of the ACT flag is 1).	R
b14 to b8	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b15	ACT	DTC Active Flag	0: Data transfer is not in progress. 1: Data transfer is in progress.	R

VECN[7:0] Flags (DTC Active Vector Number Monitoring Flag)

While data transfer is in progress, these bits indicate the vector number corresponding to the request source for the transfer.

When the DTCSTS register is read, the value of the VECN[7:0] flags is valid if the value of the ACT flag was 1 (data transfer is in progress) and invalid if the value of the ACT flag was 0 (data transfer is not in progress).

For the correspondence between the DTC request sources and the vector addresses, refer to Table 14.4, Interrupt Vector Table in section 14, Interrupt Controller (ICUC).

ACT Flag (DTC Active Flag)

This flag indicates the state of data transfer operation.

[Setting condition]

- When the data transfer is started by a transfer request.

[Clearing condition]

- When the data transfer is completed in response to a transfer request.

18.3 Request Sources

The DTC data transfer is triggered by an interrupt request. Setting the `ICU.DTCERn.DTCE` bit (n = interrupt vector number) to 1 selects the corresponding interrupt request as a request source for the DTC.

For the correspondence between the DTC request sources and the vector addresses, refer to Table 14.4, *Interrupt Vector Table* in section 14, *Interrupt Controller (ICUC)*. For request by software, refer to section 14.2.5, *Software Interrupt Generation Register (SWINTR)* and section 14.2.6, *Software Interrupt 2 Generation Register (SWINT2R)* in section 14, *Interrupt Controller (ICUC)*.

Once the DTC has accepted a transfer request, it does not accept another transfer request until transfer for that single request is completed, regardless of the priority of the requests.

When multiple transfer requests are generated during data transfer by the DMAC/DTC, the request with the highest priority on completion of the current transfer is accepted. When multiple transfer requests are generated while the `DTCST.DTCST` bit is 0 (DTC module stop), the request with the highest priority at the moment when the bit is subsequently set to 1 (DTC module start) is accepted.

The DTC performs the following operations at the start of a single data transfer (or the last of the consecutive transfers in the case of a chain transfer).

- On completion of a specified number of data transfer, the `ICU.DTCERn.DTCE` bit is set to 0 and an interrupt is requested to the CPU.
- If the `MRB.DISEL` bit is 1, an interrupt is requested to the CPU on completion of data transfer.
- For the other transfers, the interrupt status flag of the request source is set to 0 at the start of data transfer.

18.3.1 Allocating Transfer Information and DTC Vector Table

The DTC reads the start address of the transfer information corresponding to each request source from the vector table and reads the transfer information starting at that address.

The vector table should be located so that the lower 10 bits of the base address (start address) are 0. Use the DTC vector base register (`DTCVBR`) to set the base address of the DTC vector table.

Transfer information is allocated in the RAM area. The start address of the transfer information n with vector number n should be allocated at `DTCVBR + 4n`.

Transfer information should be aligned on a 4-byte boundary. The size of a transfer information is 12 bytes in short-address mode or 16 bytes in full-address mode. Use the `DTCADMOD.SHORT` bit to select short-address mode (`SHORT` bit = 1) or full-address mode (`SHORT` bit = 0).

Figure 18.2 shows the relationship between the DTC vector table and transfer information.

Figure 18.3 shows the allocation of transfer information in the RAM area. The lower addresses vary according to the endian of the corresponding allocation area. For details, refer to section 18.10.2, *Allocating Transfer Information*.




Figure 18.2 DTC Vector Table and Transfer Information




Figure 18.3 Allocation of Transfer Information in the RAM Area

18.4 Operation

The DTC transfers data in accordance with the transfer information. Storage of the transfer information in the RAM area is required before DTC operation.

When the DTC accepts a transfer request, it reads the DTC vector corresponding to the vector number. Next, the DTC reads transfer information from the address pointed by the DTC vector, transfers data, and then writes back the transfer information after the data transfer. Allocating transfer information in the RAM area allows data transfer of arbitrary number of channels.

There are three transfer modes: normal transfer mode, repeat transfer mode, and block transfer mode.

Set a transfer source address in the SAR register and a transfer destination address in the DAR register. The SAR and DAR registers are updated after the transfer according to the respective settings (increment, decrement, or fixed).

Table 18.2 lists transfer modes of the DTC.

Table 18.2 Transfer Modes of the DTC

Transfer Mode	Data Size Transferred on Single Transfer Request	Increment/Decrement of Memory Address	Settable Transfer Count
Normal transfer mode	1 byte/1 word/1 longword	Incremented/decremented by 1, 2, or 4 or address fixed	1 to 65536
Repeat transfer mode*1	1 byte/1 word/1 longword	Incremented/decremented by 1, 2, or 4 or address fixed	1 to 256*3
Block transfer mode*2	Block size specified in CRAH (1 to 256 bytes/1 to 256 words/1 to 256 longwords)	Incremented/decremented by 1, 2, or 4 or address fixed	1 to 65536

Note 1. Set transfer source or transfer destination in the repeat area.

Note 2. Set transfer source or transfer destination in the block area.

Note 3. After data transfer of the specified count, the initial state is restored and the operation is continued (repeated).

Setting the MRB.CHNE bit to 1 allows multiple transfers (chain transfer) on a single transfer request. The setting in combination with the MRB.CHNS bit enables a chain transfer when the specified number of data transfers is completed. Figure 18.4 shows the operation flowchart of the DTC. Table 18.3 lists chain transfer conditions.




Figure 18.4 Operation Flowchart of the DTC

Table 18.3 Chain Transfer Conditions

First Transfer				Second Transfer ^{*3}				Data Transfer
CHNE Bit	CHNS Bit	DISEL Bit	Transfer Counter ^{*1,*2}	CHNE Bit	CHNS Bit	DISEL Bit	Transfer Counter ^{*1,*2}	
0	—	0	Other than (1 → 0)	—	—	—	—	Ends after the first transfer
0	—	0	(1 → 0)	—	—	—	—	Ends after the first transfer with an interrupt request to the CPU
0	—	1	—	—	—	—	—	
1	0	—	—	0	—	0	Other than (1 → 0)	Ends after the second transfer
				0	—	0	(1 → 0)	Ends after the second transfer with an interrupt request to the CPU
				0	—	1	—	
1	1	0	Other than (1 → *)	—	—	—	—	Ends after the first transfer
1	1	—	(1 → *)	0	—	0	Other than (1 → 0)	Ends after the second transfer
				0	—	0	(1 → 0)	Ends after the second transfer with an interrupt request to the CPU
				0	—	1	—	
1	1	1	Other than (1 → *)	—	—	—	—	Ends after the first transfer with an interrupt request to the CPU

Note 1. The transfer counters used depend on transfer modes as follows:

- Normal transfer mode: CRA register
- Repeat transfer mode: CRAL register
- Block transfer mode: CRB register

Note 2. On completion of data transfer, the counters operate as follows:

- 1 → 0 in normal and block transfer modes
- 1 → CRAH in repeat transfer mode
- (1 → *) in the table indicates both of the two operations above.

Note 3. Chain transfer can be selected for the second or subsequent transfers. The condition combination of “second transfer and the CHNE bit is 1” is omitted.

18.4.1 Transfer Information Read Skip Function

Reading of DTC vector and transfer information can be skipped by the setting of the DTCCR.RRS bit.

When a DTC transfer request is accepted, the current DTC vector number is compared with the DTC vector number in the previous data transfer. When these vector numbers match and the RRS bit is 1, the DTC does not read the DTC vector and transfer information, and transfers data according to the transfer information remained in the DTC.

However, when the previous transfer was chain transfer, the DTC vector and transfer information are read. Furthermore, when the transfer counter (CRA register) became 0 during the previous normal transfer and when the transfer counter (CRB register) became 0 during the previous block transfer, transfer information is read regardless of the value of the RRS bit. Figure 18.13 shows an example of transfer information read skip.

When updating the vector table and transfer information, set the RRS bit to 0, update the vector table and transfer information, and then set the RRS bit to 1. Setting the RRS bit to 0 discards the vector numbers retained in the DTC. The updated DTC vector table and transfer information are read in the next data transfer.

18.4.2 Transfer Information Write-Back Skip Function

When the MRA.SM[1:0] bits or the MRB.DM[1:0] bits are set to “address is fixed” (00b or 01b), a part of transfer information is not written back. This function is performed independently of the setting of short-address mode or full-address mode.

Table 18.4 lists transfer information write-back skip conditions and applicable registers. The CRA and CRB registers are written back independently of the setting of short-address mode or full-address mode.

Furthermore, in full-address mode, write-back of registers MRA and MRB is skipped.

Table 18.4 Transfer Information Write-Back Skip Conditions and Applicable Registers

MRA.SM[1:0] Bits		MRB.DM[1:0] Bits		SAR Register	DAR Register
b3	b2	b3	b2		
0	0	0	0	Skip	Skip
0	0	0	1		
0	1	0	0		
0	1	0	1		
0	0	1	0	Skip	Write-back
0	0	1	1		
0	1	1	0		
0	1	1	1		
1	0	0	0	Write-back	Skip
1	0	0	1		
1	1	0	0		
1	1	0	1		
1	0	1	0	Write-back	Write-back
1	0	1	1		
1	1	1	0		
1	1	1	1		

18.4.3 Normal Transfer Mode

This mode allows 1-byte, 1-word, or 1-longword data transfer on a single transfer request. The transfer count can be set to 1 to 65536.

Transfer source addresses and transfer destination addresses can be set to increment, decrement, or fixed independently. This mode enables an interrupt request to the CPU to be generated at the end of specified-count transfer.

Table 18.5 lists register functions in normal transfer mode, and Figure 18.5 shows the memory map of normal transfer mode.

Table 18.5 Register Functions in Normal Transfer Mode

Register	Description	Value Written Back by Writing Transfer Information
SAR	Transfer source address	Increment/decrement/fix*1
DAR	Transfer destination address	Increment/decrement/fix*1
CRA	Transfer counter A	CRA - 1
CRB	Transfer counter B	Not updated

Note 1. Write-back operation is skipped when address is fixed.




Figure 18.5 Memory Map of Normal Transfer Mode

18.4.4 Repeat Transfer Mode

This mode allows 1-byte, 1-word, or 1-longword data transfer on a single transfer request.

Specify either transfer source or transfer destination for the repeat area by the MRB.DTS bit. The transfer count can be set to 1 to 256. When the specified-count transfer is completed, the initial value of the address register specified in the transfer counter and the repeat area is restored and transfer is repeated. The other address register is incremented or decremented continuously or remains unchanged.

When the transfer counter CRAL is decreased to 00h in repeat transfer mode, the CRAL value is updated to the value set in the CRAH register. Thus the transfer counter does not become 00h, which disables an interrupt request to be generated to the CPU when the MRB.DISEL bit is set to 0 (an interrupt request to the CPU is generated on completion of the specified number of data transfers).

Table 18.6 lists the register functions in repeat transfer mode, and Figure 18.6 shows the memory map of repeat transfer mode.

Table 18.6 Register Functions in Repeat Transfer Mode

Register	Description	Value Written Back by Writing Transfer Information		
		When CRAL ≠ 1	When CRAL = 1	
			When the MRB.DTS Bit is 0	When the MRB.DTS Bit is 1
SAR	Transfer source address	Increment/decrement/fixed*1	Increment/decrement/fixed*1	SAR register initial value
DAR	Transfer destination address	Increment/decrement/fixed*1	DAR register initial value	Increment/decrement/fixed*1
CRAH	Retains initial value of transfer counter	CRAH	CRAH	
CRAL	Transfer counter A	CRAL – 1	CRAH	
CRB	Transfer counter B	Not updated	Not updated	

Note 1. Write-back operation is skipped when address is fixed.




Figure 18.6 Memory Map of Repeat Transfer Mode (Transfer Source: Repeat Area)

18.4.5 Block Transfer Mode

This mode allows single-block data transfer on a single transfer request.

Specify either transfer source or transfer destination for the block area by the MRB.DTS bit. The block size can be set to 1 to 256 bytes, 1 to 256 words, or 1 to 256 longwords.

When transfer of the specified one block is completed, the initial values of the block size counter CRAL and the address register (the SAR register when the MRB.DTS bit is 1 or the DAR register when the DTS bit is 0) specified in the block area are restored. The other address register is incremented or decremented continuously or remains unchanged.

The transfer count (block count) can be set to 1 to 65536. This mode enables an interrupt request to the CPU to be generated at the end of specified-count block transfer.

Table 18.7 lists register functions in block transfer mode, and Figure 18.7 shows the memory map of block transfer mode.

Table 18.7 Register Functions in Block Transfer Mode

Register	Description	Value Written Back by Writing Transfer Information	
		When MRB.DTS Bit is 0	When MRB.DTS Bit is 1
SAR	Transfer source address	Increment/decrement/fix ^{*1}	SAR register initial value
DAR	Transfer destination address	DAR register initial value	Increment/decrement/fix ^{*1}
CRAH	Retains initial value of block size	CRAH	
CRAL	Block size counter	CRAL	
CRB	Block transfer counter	CRB - 1	

Note 1. Write-back operation is skipped when address is fixed.




Figure 18.7 Memory Map of Block Transfer Mode (Transfer Destination: Block Area)

18.4.6 Chain Transfer

Setting the MRB.CHNE bit to 1 allows chain transfer to be performed continuously on a single transfer request. If the MRB.CHNE bit is 1 and the MRB.CHNS bit is 0, an interrupt request to the CPU is not generated when the specified number of data transfers is completed, or while the MRB.DISEL bit is 1 (an interrupt request to the CPU is generated for every data transfer). Data transfer has no effect on the interrupt status flag, which is the request source. The transfer information (SAR, DAR, CRA, CRB, MRA, and MRB) that define a data transfer can be specified independently of each other. Figure 18.8 shows chain transfer operation.




Figure 18.8 Chain Transfer Operation

If the MRB.CHNE bit is 1 and the CHNS bit is 1, chain transfer is performed only after completion of specified number of data transfers. In repeat transfer mode, chain transfer is performed after completion of specified number of data transfers.

For details on chain transfer conditions, refer to Table 18.3, Chain Transfer Conditions.

18.4.7 Operation Timing

Figure 18.9 to Figure 18.13 show examples of DTC operation timing.




Figure 18.9 Example (1) of DTC Operation Timing (Short-Address Mode, Normal Transfer Mode, Repeat Transfer Mode)




Figure 18.10 Example (2) of DTC Operation Timing (Short-Address Mode, Block Transfer Mode, Block Size = 4)




Figure 18.11 Example (3) of DTC Operation Timing (Short-Address Mode, Chain Transfer)




Figure 18.12 Example (4) of DTC Operation Timing (Full-Address Mode, Normal Transfer Mode, Repeat Transfer Mode)




Figure 18.13 Example of Operation When Transfer Information Read Skip is Executed (Vector, Transfer Information, and Transfer Destination Data on the RAM, and Transfer Source Data on the Peripheral Module)

18.4.8 Execution Cycles of the DTC

Table 18.8 lists the execution cycles of single data transfer of the DTC.

For the order of the execution states, refer to section 18.4.7, Operation Timing.

Table 18.8 Execution Cycles of the DTC

Transfer Mode	Vector Read		Transfer Information Read			Transfer Information Write			Data Transfer		Internal Operation	
									Read	Write		
Normal	$C_v + 1$	0^{*1}	$4 \times C_i + 1^{*2}$	$3 \times C_i + 1^{*3}$	0^{*1}	$3 \times C_i^{*4}$	$2 \times C_i^{*5}$	C_i^{*6}	$C_r + 1$	C_w	2	0^{*1}
Repeat									$C_r + 1$	C_w		
Block ^{*7}									$P \times C_r$	$P \times C_w$		

Note 1. When transfer information read is skipped

Note 2. In full-address mode

Note 3. In short-address mode

Note 4. When neither SAR nor DAR is set to address-fixed

Note 5. When SAR or DAR is set to address-fixed

Note 6. When SAR and DAR are set to address-fixed

Note 7. When the block size is 2 or more. If the block size is 1, the cycle number for normal transfer is applied.

P: Block size (initial settings of CRAH and CRAL)

C_v : Cycles for access to vector transfer information storage destination

C_i : Cycles for access to transfer information storage destination address

C_r : Cycles for access to data read destination

C_w : Cycles for access to data write destination

(The unit is system clocks (ICLK) for "+ 1" in the Vector Read, Transfer Information Read, and Data Transfer Read columns and "2" in the Internal Operation column.)

(C_v , C_i , C_r , and C_w vary depending on the corresponding access destination. For the number of cycles for respective access destinations, refer to section 43, RAM, section 44, Flash Memory (FLASH), section 5, I/O Registers, and section 15.2.6, External Bus.)

18.4.9 DTC Bus Mastership Release Timing

The DTC does not release the bus mastership during transfer information read and transfer information write. While transfer information is not read or written, bus arbitration is made according to the priority determined by the bus master arbitrator.

For bus arbitration, refer to section 15, Buses.

18.5 DTC Setting Procedure

Before using the DTC, set the DTC vector base register (DTCVBR).

Figure 18.14 shows the procedure to set the DTC.




Figure 18.14 Procedure to Set the DTC

18.6 Examples of DTC Usage

18.6.1 Normal Transfer

As an example of DTC usage, its employment in the reception of 128 bytes of data by an SCI is described below.

(1) Transfer Information Setting

Set the MRA.MD[1:0] bits to 00b (normal transfer mode), the MRA.SZ[1:0] bits to 00b (byte transfer), and the MRA.SM[1:0] bits to 00b (source address is fixed). Set the MRB.CHNE bit to 0 (chain transfer is disabled), the MRB.DISEL bit to 0 (an interrupt request to the CPU is generated on completion of the specified number of data transfers), and the MRB.DM[1:0] bits to 10b (DAR is incremented after data transfer). The MRB.DTS bit can be set to any value. Set the RDR register address of the SCI in the SAR register, the start address of the RAM area for data storage in the DAR register, and 128 (0080h) in the CRA register. The CRB register can be set to any value.

(2) DTC Vector Table Setting

The start address of the transfer information for the RXI interrupt is set in the vector table for the DTC.

(3) ICU Setting and DTC Module Activation

Set the corresponding ICU.DTCERn.DTCE bit to 1 and the ICU.IERm.IENj bit to 1.
Set the DTCST.DTCST bit to 1.

(4) SCI Setting

Enable the RXI interrupt by setting the SCR.RIE bit in the SCI to 1. If a reception error occurs during the SCI receive operation, further reception is not performed. Accordingly, make settings so that the CPU can accept receive error interrupts.

(5) DTC Transfer

Every time the reception of 1 byte by the SCI is completed, an RXI interrupt is generated to start the data transfer. The DTC transfers the received byte from the RDR of the SCI to RAM, after which the DAR register is incremented and the CRA register is decremented.

(6) Interrupt Handling

After 128 times of data transfers have been completed and the value in the CRA register becomes 0, an RXI interrupt request is output to the CPU. Complete the process in the handling routine for this interrupt.

18.6.2 Chain Transfer When the Counter is 0

The second data transfer is performed only when the transfer counter is set to 0 in the first data transfer, and the first data transfer information is repeatedly changed in the second data transfer. Repeating this chain transfer enables transfers to be repeated more than 256 times.

The following shows an example of configuring a 128-Kbyte input buffer to addresses 20 0000h to 21 FFFFh (where the input buffer is set so that its lower address starts with 0000h). Figure 18.15 shows a chain transfer when the counter is 0.

- (1) Set normal transfer mode for input data for the first data transfer. Set the following:
Transfer source address: Fixed, the CRA register is 0000h (65,536 times), the MRB.CHNE bit is 1 (chain transfer is enabled), the MRB.CHNS bit is 1 (chain transfer is performed only when the transfer counter becomes 0), and the MRB.DISEL bit is 0 (an interrupt request to the CPU is generated on completion of the specified number of data transfers).
- (2) Prepare the upper 8 bits (in this case, 21h and 20h) of the start address at every 65,536 times of the transfer destination address for the first data transfer in another area (such as ROM).
- (3) For the second data transfer, set repeat transfer mode (source is repeat area) for rewriting the transfer destination address of the first data transfer. The transfer destination is the address where the upper 8 bits of the DAR register in the first transfer information is allocated. In this case, set the MRB.CHNE bit to 0 (chain transfer is disabled) and the MRB.DISEL bit to 0 (an interrupt request to the CPU is generated on completion of the specified number of data transfers). In this case, set the transfer counter to 2.
- (4) When a transfer request is accepted, the first data transfer is executed. When transfer is executed 65,536 times and the transfer counter of the first data transfer becomes 0, the second data transfer is started and the upper 8 bits of the transfer destination address of the first data transfer is set to 21h. At this time, the lower 16 bits of the transfer destination address and the transfer counter of the first data transfer have become 0000h.
- (5) In succession, when another transfer request is accepted, the first data transfer is executed. When transfer is executed 65,536 times and the transfer counter of the first data transfer becomes 0, the second data transfer is started and the upper 8 bits of the transfer destination address of the first data transfer is set to 20h. At this time, the lower 16 bits of the transfer destination address and the transfer counter of the first data transfer have become 0000h.
- (6) Steps (4) and (5) above are repeated infinitely. Because the second data transfer is in repeat transfer mode, no interrupt request to the CPU is generated.




Figure 18.15 Chain Transfer When the Counter is 0

18.7 Interrupt Source

When the DTC has finished data transfer of specified count or when data transfer with the MRB.DISEL bit set to 1 (an interrupt request to the CPU is generated each time the data transfer is performed) has been completed, an interrupt to the CPU is generated by the DTC trigger source. Such interrupts to the CPU are controlled according to the PSW.I bit (interrupt enable) of the CPU, the PSW.IPL[3:0] bits (processor interrupt priority level), and the priority level of the interrupt controller.

18.8 Event Link

The DTC outputs an event signal on completing data transfer in response to one request. When the destination for transfer is an external bus or an internal peripheral bus, however, the event signal will be output after completion of writing to the write buffer rather than after completion of writing to the actual destination for transfer.

18.9 Low Power Consumption Function

Before making a transition to the module stop state, all-module clock stop mode, software standby mode, or deep software standby mode, set the DTCST.DTCST bit to 0 (DTC module stop), and then perform the following.

(1) Module Stop Function

Writing 1 (transition to the module-stop state is made) to the MSTPCRA.MSTPA28 bit enables the module stop function of the DTC. If data transfer is in progress at the time 1 is written to the MSTPCRA.MSTPA28 bit, the transition to the module stop state proceeds after data transfer has ended. While the MSTPCRA.MSTPA28 bit is 1, accessing the DTC registers is prohibited.

Writing 0 (release from the module-stop state) to the MSTPCRA.MSTPA28 bit releases the DTC from the module stop state.

(2) All-Module Clock Stop Mode

Make settings according to the procedure under section 11.5.2.1, Transition to All-Module Clock Stop Mode, in section 11, Low Power Consumption.

If any data transfer is in progress at the time the WAIT instruction is executed, the transition to all-module clock stop mode follows the completion of the data transfer.

The DTC is released from the module stop state by writing 0 to the MSTPCRA.MSTPA28 bit following recovery from all-module clock stop mode.

(3) Software Standby and Deep Software Standby Modes

Make settings according to the procedure under section 11.5.3.1, Transition to Software Standby Mode, or section 11.5.4.1, Transition to Deep Software Standby Mode, in section 11, Low Power Consumption.

If any data transfer is in progress at the time the WAIT instruction is executed, the transition to software standby mode or deep software standby mode follows the completion of the data transfer.

(4) Notes on Low Power Consumption Function

For the WAIT instruction and the register setting procedure, refer to section 11.6.6, Timing of WAIT Instruction in section 11, Low Power Consumption.

To perform data transfer after returning from a low power consumption mode, set the DTCST.DTCST bit to 1 again.

To use a request that is generated in all-module clock stop mode or software standby mode as an interrupt request to the CPU but not as a DTC transfer request, specify the CPU as the interrupt request destination according to the description in section 14.7.3.1, Interrupt Request Destination Setting Procedure in section 14, Interrupt Controller (ICUC), and then execute the WAIT instruction.

18.10 Usage Notes

18.10.1 Start Address of Transfer Information

Set multiples of 4 for the start addresses of the transfer information to be specified in the DTC vector table. If any value other than a multiple of 4 is specified, access still proceeds with the lower 2 bits of the address regarded as 00b.

18.10.2 Allocating Transfer Information

Allocate transfer information in the memory area according to the endian of the area as shown in Figure 18.16. For example, when writing CRA and CRB settings in 16-bit units in big endian, write the CRA setting to the address plus 8h (Ch) and the CRB setting to the address plus Ah (Eh). In little endian, write the CRB setting to the address plus 8h (Ch) and the CRA setting to the address plus Ah (Eh). When writing CRA and CRB settings in 32-bit units, allocate the CRA setting at the MSB side of the 32 bits and the CRB setting at the LSB side, and write the settings to the address plus 8h (Ch), regardless of endian.




Figure 18.16 Allocation of Transfer Information

18.10.3 Setting the DTC Transfer Request Enable Register in the Interrupt Controller (ICU.DTCERn)

The DMA request should not be issued by setting the DMAC trigger select register (ICU.DMRSRm (m = DMAC channel number)) to the same vector number that has been specified by setting the ICU.DTCERn.DTCE bit to 1 (the corresponding interrupt source is selected as the DTC trigger). For details on the ICU.DTCERn and ICU.DMRSRm registers (m = DMAC channel number), refer to section 14, Interrupt Controller (ICUC).

19. Event Link Controller (ELC)

19.1 Overview

The event link controller (ELC) uses the interrupt requests generated by various peripheral modules as event signals, and interconnects (links) peripheral modules. As a result, peripheral modules can directly perform interlinked operation among them without using software.

Event signals can be output regardless of the settings of the corresponding interrupt request enable bits.

Table 19.1 lists the specifications of the ELC, and Figure 19.1 shows a block diagram of the ELC.

Table 19.1 ELC Specifications

Item	Description
Event link function	<ul style="list-style-type: none"> • 188 types of event signals can be directly interconnected to modules. • Operation for timer modules when inputting an event signal can be selected. • Event linkage operation is possible for port B and port E. Single port*1: Event linkage operation can be set in a single specified port. Port group*1: Event linkage operation can be set by grouping multiple specified ports among total of eight ports.
Low power consumption function	Module stop state can be set.

Note 1. When an input signal to a corresponding pin changes, an event is generated in a single port or in a port group specified as the input.





Figure 19.1 ELC Block Diagram (n = 0, 3, 4, 7, 10 to 13, 15, 16, 18 to 28, 30, 31, 45 to 58)

19.2 Register Descriptions

19.2.1 Event Link Control Register (ELCR)

Address(es): ELC.ELCR 0008 B100h



Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b7	ELCON	All Event Link Enable	0: ELC function is disabled. 1: ELC function is enabled.	R/W

The ELCR register controls operation of the ELC.

19.2.2 Event Link Setting Register n (ELSRn) (n = 0, 3, 4, 7, 10 to 13, 15, 16, 18 to 28, 30, 31, 45 to 58)

Address(es): ELC.ELSR0 0008 B101h, ELC.ELSR3 0008 B104h, ELC.ELSR4 0008 B105h, ELC.ELSR7 0008 B108h, ELC.ELSR10 0008 B10Bh, ELC.ELSR11 0008 B10Ch, ELC.ELSR12 0008 B10Dh, ELC.ELSR13 0008 B10Eh, ELC.ELSR15 0008 B110h, ELC.ELSR16 0008 B111h, ELC.ELSR18 0008 B113h, ELC.ELSR19 0008 B114h, ELC.ELSR20 0008 B115h, ELC.ELSR21 0008 B116h, ELC.ELSR22 0008 B117h, ELC.ELSR23 0008 B118h, ELC.ELSR24 0008 B119h, ELC.ELSR25 0008 B11Ah, ELC.ELSR26 0008 B11Bh, ELC.ELSR27 0008 B11Ch, ELC.ELSR28 0008 B11Dh, ELC.ELSR30 0008 B12Eh, ELC.ELSR31 0008 B12Fh, ELC.ELSR45 0008 B13Dh, ELC.ELSR46 0008 B144h, ELC.ELSR47 0008 B145h, ELC.ELSR48 0008 B146h, ELC.ELSR49 0008 B147h, ELC.ELSR50 0008 B148h, ELC.ELSR51 0008 B149h, ELC.ELSR52 0008 B14Ah, ELC.ELSR53 0008 B14Bh, ELC.ELSR54 0008 B14Ch, ELC.ELSR55 0008 B14Dh, ELC.ELSR56 0008 B14Eh, ELC.ELSR57 0008 B14Fh, ELC.ELSR58 0008 B150h



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	ELS[7:0]	Event Link Select	00h: Event signal output to the corresponding peripheral module is disabled. 01h to F1h: Set the number for the event signal to be linked. Settings other than above are prohibited.	R/W

The ELSRn register specifies an event signal to be linked to for each peripheral module. Table 19.2 shows the correspondence between the ELSRn register and the peripheral modules. Table 19.3 shows the correspondence between values set in the ELSRn register and event signals.

Table 19.2 Correspondence between the ELSRn Register and the Peripheral Modules

Register Name	Peripheral Module
ELSR0	MTU0
ELSR3	MTU3
ELSR4	MTU4
ELSR7	CMT1
ELSR10	TMR0
ELSR11	TMR1
ELSR12	TMR2
ELSR13	TMR3
ELSR15	S12AD (ELCTRG00N)
ELSR16	DA0
ELSR18	ICU (Interrupt 1)*1
ELSR19	ICU (Interrupt 2)*1
ELSR20	Output port group 1
ELSR21	Output port group 2
ELSR22	Input port group 1
ELSR23	Input port group 2
ELSR24	Single port 0*2
ELSR25	Single port 1*2
ELSR26	Single port 2*2
ELSR27	Single port 3*2
ELSR28	Clock source switching to LOCO
ELSR30	MTU6
ELSR31	MTU7
ELSR45	S12AD1 (ELCTRG10N)
ELSR46	S12AD2 (ELCTRG20N)
ELSR47	MTU9
ELSR48	GPTW event source A (common to all channels)
ELSR49	GPTW event source B (common to all channels)
ELSR50	GPTW event source C (common to all channels)
ELSR51	GPTW event source D (common to all channels)
ELSR52	GPTW event source E (common to all channels)
ELSR53	GPTW event source F (common to all channels)
ELSR54	GPTW event source G (common to all channels)
ELSR55	GPTW event source H (common to all channels)
ELSR56	S12AD (ELCTRG01N)
ELSR57	S12AD1 (ELCTRG11N)
ELSR58	S12AD2 (ELCTRG21N)

Note 1. Specify an event number from among EAh to F1h. Do not set other values.

Note 2. Do not set the DOC data operation condition met signal (F1h) in the ELSR24, ELSR25, ELSR26, and ELSR27 registers.

Table 19.3 Correspondence between Values Set in ELSRn.ELS[7:0] Bits and Event Signals (1/5)

ELS[7:0] Bit Value	Peripheral Modules	Event Signal Set in ELSRn
01h	Multifunction timer pulse unit 3	MTU0 compare match 0A
02h		MTU0 compare match 0B
03h		MTU0 compare match 0C
04h		MTU0 compare match 0D
05h		MTU0 compare match 0E
06h		MTU0 compare match 0F
07h		MTU0 overflow
10h		MTU3 compare match 3A
11h		MTU3 compare match 3B
12h		MTU3 compare match 3C
13h		MTU3 compare match 3D
14h		MTU3 overflow
15h		MTU4 compare match 4A
16h		MTU4 compare match 4B
17h		MTU4 compare match 4C
18h		MTU4 compare match 4D
19h		MTU4 overflow
1Ah		MTU4 underflow
1Eh		MTU6 compare match 6A
1Fh		MTU6 compare match 6B
20h		MTU6 compare match 6C
21h		MTU6 compare match 6D
22h		MTU6 overflow
23h		MTU7 compare match 7A
24h		MTU7 compare match 7B
25h		MTU7 compare match 7C
26h		MTU7 compare match 7D
27h		MTU7 overflow
28h		MTU7 underflow
2Fh		MTU9 compare match 9A
30h		MTU9 compare match 9B
31h		MTU9 compare match 9C
32h		MTU9 compare match 9D
33h		MTU9 compare match 9E
34h		MTU9 compare match 9F
35h	MTU9 overflow	
37h	Compare match timer	CMT1 compare match 1

Table 19.3 Correspondence between Values Set in ELSRn.ELS[7:0] Bits and Event Signals (2/5)

ELS[7:0] Bit Value	Peripheral Modules	Event Signal Set in ELSRn	
3Ch	8-bit timers	TMR0 compare match A0	
3Dh		TMR0 compare match B0	
3Eh		TMR0 overflow	
3Fh		TMR1 compare match A1	
40h		TMR1 compare match B1	
41h		TMR1 overflow	
42h		TMR2 compare match A2	
43h		TMR2 compare match B2	
44h		TMR2 overflow	
45h		TMR3 compare match A3	
46h		TMR3 compare match B3	
47h		TMR3 overflow	
48h		General PWM timer	GPTW0 compare match A
49h			GPTW0 compare match B
4Ah	GPTW0 compare match C		
4Bh	GPTW0 compare match D		
4Ch	GPTW0 compare match E		
4Dh	GPTW0 compare match F		
4Eh	GPTW0 overflow		
4Fh	GPTW0 underflow		
50h	GPTW0 A/D converter start request A		
51h	GPTW0 A/D converter start request B		
52h	GPTW1 compare match A		
53h	GPTW1 compare match B		
54h	GPTW1 compare match C		
55h	GPTW1 compare match D		
56h	GPTW1 compare match E		
57h	GPTW1 compare match F		
58h	GPTW1 overflow		
59h	GPTW1 underflow		
5Ah	GPTW1 A/D converter start request A		
5Bh	GPTW1 A/D converter start request B		
5Ch	GPTW2 compare match A		
5Dh	GPTW2 compare match B		
5Eh	GPTW2 compare match C		
5Fh	GPTW2 compare match D		
60h	GPTW2 compare match E		
61h	GPTW2 compare match F		
62h	GPTW2 overflow		
63h	GPTW2 underflow		
64h	GPTW2 A/D converter start request A		
65h	GPTW2 A/D converter start request B		

Table 19.3 Correspondence between Values Set in ELSRn.ELS[7:0] Bits and Event Signals (3/5)

ELS[7:0] Bit Value	Peripheral Modules	Event Signal Set in ELSRn
66h	General PWM timer	GPTW3 compare match A
67h		GPTW3 compare match B
68h		GPTW3 compare match C
69h		GPTW3 compare match D
6Ah		GPTW3 compare match E
6Bh		GPTW3 compare match F
6Ch		GPTW3 overflow
6Dh		GPTW3 underflow
6Eh		GPTW3 A/D converter start request A
6Fh		GPTW3 A/D converter start request B
70h		GPTW4 compare match A
71h		GPTW4 compare match B
72h		GPTW4 compare match C
73h		GPTW4 compare match D
74h		GPTW4 compare match E
75h		GPTW4 compare match F
76h		GPTW4 overflow
77h		GPTW4 underflow
78h		GPTW4 A/D converter start request A
79h		GPTW4 A/D converter start request B
7Ah		GPTW5 compare match A
7Bh		GPTW5 compare match B
7Ch		GPTW5 compare match C
7Dh		GPTW5 compare match D
7Eh		GPTW5 compare match E
7Fh		GPTW5 compare match F
80h		GPTW5 overflow
81h		GPTW5 underflow
82h		GPTW5 A/D converter start request A
83h		GPTW5 A/D converter start request B
84h		GPTW6 compare match A
85h		GPTW6 compare match B
86h		GPTW6 compare match C
87h		GPTW6 compare match D
88h		GPTW6 compare match E
89h		GPTW6 compare match F
8Ah		GPTW6 overflow
8Bh		GPTW6 underflow
8Ch		GPTW6 A/D converter start request A
8Dh		GPTW6 A/D converter start request B

Table 19.3 Correspondence between Values Set in ELSRn.ELS[7:0] Bits and Event Signals (4/5)

ELS[7:0] Bit Value	Peripheral Modules	Event Signal Set in ELSRn	
8Eh	General PWM timer	GPTW7 compare match A	
8Fh		GPTW7 compare match B	
90h		GPTW7 compare match C	
91h		GPTW7 compare match D	
92h		GPTW7 compare match E	
93h		GPTW7 compare match F	
94h		GPTW7 overflow	
95h		GPTW7 underflow	
96h		GPTW7 A/D converter start request A	
97h		GPTW7 A/D converter start request B	
98h		GPTW8 compare match A	
99h		GPTW8 compare match B	
9Ah		GPTW8 compare match C	
9Bh		GPTW8 compare match D	
9Ch		GPTW8 compare match E	
9Dh		GPTW8 compare match F	
9Eh		GPTW8 overflow	
9Fh		GPTW8 underflow	
A0h		GPTW8 A/D converter start request A	
A1h		GPTW8 A/D converter start request B	
A2h		GPTW9 compare match A	
A3h		GPTW9 compare match B	
A4h		GPTW9 compare match C	
A5h		GPTW9 compare match D	
A6h		GPTW9 compare match E	
A7h		GPTW9 compare match F	
A8h		GPTW9 overflow	
A9h		GPTW9 underflow	
AAh		GPTW9 A/D converter start request A	
ABh		GPTW9 A/D converter start request B	
AFh		Independent watchdog timer	IWDT underflow or refresh error
B8h		Serial communications interfaces	SCI5 error (receive error or error signal detection)
B9h	SCI5 receive data full		
BAh	SCI5 transmit data empty		
BBh	SCI5 transmit end		
CCh	I ² C-bus interface	RIIC0 communication error or event generation	
CDh		RIIC0 receive data full	
CEh		RIIC0 transmit data empty	
CFh		RIIC0 transmit end	
D0h	Serial peripheral interface	RSPI0 error (mode fault, overrun, underrun, or parity error)	
D1h		RSPI0 idle	
D2h		RSPI0 receive buffer full	
D3h		RSPI0 transmit buffer empty	
D4h		RSPI0 transmit end	


Table 19.3 Correspondence between Values Set in ELSRn.ELS[7:0] Bits and Event Signals (5/5)

ELS[7:0] Bit Value	Peripheral Modules	Event Signal Set in ELSRn
D6h	12-bit A/D converter	S12AD A/D conversion end
D8h		S12AD1 A/D conversion end
DAh		S12AD2 A/D conversion end
DCh	Comparator C	Comparison result change of comparator C0
DDh		Comparison result change of comparator C1
DEh		Comparison result change of comparator C2
DFh		Comparison result change of comparator C3
E0h		Comparison result change of comparator C4
E1h		Comparison result change of comparator C5
E2h	Voltage detection circuit	LVD1 voltage detection
E3h		LVD2 voltage detection
E4h	DMA controller	DMAC0 transfer end
E5h		DMAC1 transfer end
E6h		DMAC2 transfer end
E7h		DMAC3 transfer end
E8h	Data transfer controller	DTC transfer end
E9h	Clock generation circuit	Oscillation stop detection of clock generation circuit
EAh	I/O ports	Input edge detection of input port group 1
EBh		Input edge detection of input port group 2
ECh		Input edge detection of single input port 0
EDh		Input edge detection of single input port 1
EEh		Input edge detection of single input port 2
EFh		Input edge detection of single input port 3
F0h	Event link controller	Software event
F1h	Data operation circuit	DOC data operation condition met

Settings other than above are prohibited.

19.2.3 Event Link Option Setting Register A (ELOPA)

Address(es): ELC.ELOPA 0008 B11Fh



Bit	Symbol	Bit Name	Description	R/W
b1, b0	MTU0MD[1:0]	MTU0 Operation Select	b1 b0 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Input capture* ¹ 1 1: Event output is disabled.	R/W
b5 to b2	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b7, b6	MTU3MD[1:0]	MTU3 Operation Select	b7 b6 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Input capture* ² 1 1: Event output is disabled.	R/W


Note 1. The MTU0.TCNT value is captured into the MTU0.TGRA register.

Note 2. The MTU3.TCNT value is captured into the MTU3.TGRA register.

The ELOPA register specifies the operations of MTU0 and MTU3 when an event signal is input. Set 11b (event output is disabled) when the ELC function is not used.

19.2.4 Event Link Option Setting Register B (ELOPB)

Address(es): ELC.ELOPB 0008 B120h




Bit	Symbol	Bit Name	Description	R/W
b1, b0	MTU4MD[1:0]	MTU4 Operation Select	b1 b0 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Input capture* ¹ 1 1: Event output is disabled.	R/W
b7 to b2	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

Note 1. The MTU4.TCNT value is captured into the MTU4.TGRA register.

The ELOPB register specifies the operation of MTU4 when an event signal is input. Set 11b (event output is disabled) when the ELC function is not used.

19.2.5 Event Link Option Setting Register C (ELOPC)

Address(es): ELC.ELOPC 0008 B121h




Bit	Symbol	Bit Name	Description	R/W
b1, b0	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b3, b2	CMT1MD[1:0]	CMT1 Operation Select	b3 b2 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Event counter 1 1: Event output is disabled.	R/W
b7 to b4	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

The ELOPC register specifies the operation of CMT1 when an event signal is input. Set 11b (event output is disabled) when the ELC function is not used.

19.2.6 Event Link Option Setting Register D (ELOPD)

Address(es): ELC.ELOPD 0008 B122h




Bit	Symbol	Bit Name	Description	R/W
b1, b0	TMR0MD[1:0]	TMR0 Operation Select	b1 b0 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Event counter 1 1: Event output is disabled.	R/W
b3, b2	TMR1MD[1:0]	TMR1 Operation Select	b3 b2 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Event counter 1 1: Event output is disabled.	R/W
b5, b4	TMR2MD[1:0]	TMR2 Operation Select	b5 b4 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Event counter 1 1: Event output is disabled.	R/W
b7, b6	TMR3MD[1:0]	TMR3 Operation Select	b7 b6 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Event counter 1 1: Event output is disabled.	R/W

The ELOPD register specifies the operations of TMR0 to TMR3 when an event signal is input. Set 11b (event output is disabled) when the ELC function is not used.

19.2.7 Event Link Option Setting Register E (ELOPE)

Address(es): ELC.ELOPE 0008 B13Eh



Bit	Symbol	Bit Name	Description	R/W
b1, b0	MTU6MD[1:0]	MTU6 Operation Select	b1 b0 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Input capture* ¹ 1 1: Event output is disabled.	R/W
b3, b2	MTU7MD[1:0]	MTU7 Operation Select	b3 b2 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Input capture* ² 1 1: Event output is disabled.	R/W
b5, b4	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b7, b6	MTU9MD[1:0]	MTU9 Operation Select	b7 b6 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Input capture* ³ 1 1: Event output is disabled.	R/W

Note 1. The MTU6.TCNT value is captured into the MTU6.TGRA register.


Note 2. The MTU7.TCNT value is captured into the MTU7.TGRA register.

Note 3. The MTU9.TCNT value is captured into the MTU9.TGRA register.

The ELOPE register specifies the operations of MTU6, MTU7, and MTU9 when an event signal is input. Set 11b (event output is disabled) when the ELC function is not used.

19.2.8 Port Group Setting Register n (PGRn) (n = 1, 2)

Address(es): ELC.PGR1 0008 B123h, ELC.PGR2 0008 B124h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	PGR0	Port Group Setting 0	0: Does not specify the port as a member of the port group. 1: Specifies the port as a member of the port group.	R/W
b1	PGR1	Port Group Setting 1		R/W
b2	PGR2	Port Group Setting 2		R/W
b3	PGR3	Port Group Setting 3		R/W
b4	PGR4	Port Group Setting 4		R/W
b5	PGR5	Port Group Setting 5		R/W
b6	PGR6	Port Group Setting 6		R/W
b7	PGR7	Port Group Setting 7		R/W

The PGRn register specifies a group of I/O ports. Among the ports, ports corresponding to bits set to 1 in the register are selected for a port group.

For example, when the PGR6 and PGR3 bits in the PGR1 register are set to 1, the PB6 and PB3 pins are selected to a port group.


Table 19.4 shows the PGRn register and corresponding ports.

Table 19.4 Registers Related to Port Groups and Corresponding Port Numbers

Port Number	Port Group Setting Register (PGR)	Port Group Control Register (PGC)	Port Buffer Register (PDBF)
Port B	PGR1 register	PGC1 register	PDBF1 register
Port E	PGR2 register	PGC2 register	PDBF2 register

19.2.9 Port Group Control Register n (PGCn) (n = 1, 2)

Address(es): ELC.PGC1 0008 B125h, ELC.PGC2 0008 B126h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	PGCI[1:0]	Event Output Edge Select	b1 b0 0 0: Event signal is output upon detection of the rising edge of the input signal to the port. 0 1: Event signal is output upon detection of the falling edge of the input signal to the port. 1 x: Event signal is output upon detection of both the rising and falling edges of the input signal to the port.	R/W
b2	PGCOVE	PDBF Overwrite	0: Overwriting the PDBFn register is disabled. 1: Overwriting the PDBFn register is enabled.	R/W
b3	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b6 to b4	PGCO[2:0]	Port Group Operation Select	b6 b4 0 0 0: Low is output when an event signal is input. 0 0 1: High is output when an event signal is input. 0 1 0: The output is toggled (inverted) when an event signal is input. 0 1 1: The buffer value is output when an event signal is input. 1 x x: The output data is rotated (from MSB to LSB) in the port group when an event signal is input.	R/W
b7	—	Reserved	This bit is read as 1. The write value should be 1.	R/W

x: Don't care


For the port group set as an output, the PGCn register specifies the form of outputting the signal from the port when an event signal is input. For the port group set as an input, the PGCn register enables/disables overwriting of the PDBFn register and specifies the conditions of event generation (edge of the input signal).

Specify the I/O direction of the port by the corresponding bit in the PDR register.

Refer to Table 19.4 for the PGCn register and corresponding ports.

19.2.10 Port Buffer Register n (PDBFn) (n = 1, 2)

Address(es): ELC.PDBF1 0008 B127h, ELC.PDBF2 0008 B128h




Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	PDBF0	Port Buffer 0	Specify the data to be transferred to the PODR register when an event signal is input. The setting value is valid when the PGCn.PGCO[2:0] bits are 011b or 1xxb. Write access to the bit specified as a member of the input port group is disabled. For details, refer to section 19.3, Operation.	R/W
b1	PDBF1	Port Buffer 1		R/W
b2	PDBF2	Port Buffer 2		R/W
b3	PDBF3	Port Buffer 3		R/W
b4	PDBF4	Port Buffer 4		R/W
b5	PDBF5	Port Buffer 5		R/W
b6	PDBF6	Port Buffer 6		R/W
b7	PDBF7	Port Buffer 7		R/W

The PDBFn register is an 8-bit readable/writable register used in combination with the PGRn register. Refer to section 19.3.6, I/O Port Operation When Event Signal is Input and Event Generation for the PDBFn register operations. Refer to Table 19.4 for the PDBFn register and corresponding ports.

19.2.11 Event Link Port Setting Register m (PELm) (m = 0 to 3)

Address(es): ELC.PEL0 0008 B129h, ELC.PEL1 0008 B12Ah, ELC.PEL2 0008 B12Bh, ELC.PEL3 0008 B12Ch



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	PSB[2:0]	Bit Number Specification	Set a bit number for a port to be specified as a single port.	R/W
b4, b3	PSP[1:0]	Port Number Specification	b4 b3 0 0: Setting disabled 0 1: Port B (corresponding to PGR1) 1 0: Port E (corresponding to PGR2) 1 1: Setting prohibited	R/W
b6, b5	PSM[1:0]	Event Link Specification	<ul style="list-style-type: none"> For the output port, specify the data to be output from the port. b6 b5 0 0: Low is output when an event signal is input. 0 1: High is output when an event signal is input. 1 x: The output is toggled (inverted) when an event signal is input. For the input port, select the edge on which the event signal is to be output. b6 b5 0 0: Event signal is output upon detection of the rising edge. 0 1: Event signal is output upon detection of the falling edge. 1 x: Event signal is output upon detection of both the rising and falling edges. 	R/W
b7	—	Reserved	This bit is read as 1. The write value should be 1.	R/W

x: Don't care

The PELm register specifies the single port, the operation upon an event signal input, and the conditions of event generation. This MCU can specify a total of four bits in port B and port E to respective single ports. Specify the I/O direction of the port by the corresponding bit in the PDR register.

19.2.12 Event Link Software Event Generation Register (ELSEGR)

Address(es): ELC.ELSEGR 0008 B12Dh

	b7	b6	b5	b4	b3	b2	b1	b0
	WI	WE	—	—	—	—	—	SEG
Value after reset:	1	0	1	1	1	1	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	SEG	Software Event Generation	0: Normal operation 1: Software event is generated.	W
b5 to b1	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b6	WE	SEG Bit Write Enable	0: Write to SEG bit is disabled. 1: Write to SEG bit is enabled.	R/W
b7	WI	ELSEGR Register Write Disable	0: Write to ELSEGR register is enabled. 1: Write to ELSEGR register is disabled.	W

The MOV instruction must be used to write to this register.

SEG Bit (Software Event Generation)

When 1 is written to this bit while the WE bit is 1, a software event is generated.

This bit is read as 0. Even if 1 is written to this bit, this bit does not become 1.

WE Bit (SEG Bit Write Enable)

The SEG bit can be written to only when the WE bit is 1.

To set this bit to 1, write 0 to the WI bit and write 1 to this bit simultaneously.

To set this bit to 0, write 0 to the WI bit and write 0 to this bit simultaneously.

WI Bit (ELSEGR Register Write Disable)

The ELSEGR register can be written to only when the value to be written to the WI bit is 0.

This bit is read as 1.

19.3 Operation

19.3.1 Relation between Interrupt Handling and Event Linking

The peripheral modules incorporated in the MCU are provided with the interrupt request status flags and the interrupt enable bits to enable/disable these interrupt requests. When an interrupt request is generated in a peripheral module, the corresponding interrupt request status flag becomes 1. If the corresponding interrupt request is enabled then, the interrupt is requested to the CPU.

In contrast, the event link controller (ELC) uses the interrupt requests generated by various peripheral modules as event signals, interconnects (links) peripheral modules, and then, makes peripheral modules perform direct interlinked operation among them without using software. Event signals can be output regardless of the setting of the corresponding interrupt enable bit.

Figure 19.2 shows the relation between the interrupt handling and ELC.




Figure 19.2 Relation between Interrupt Handling and ELC

19.3.2 Event Linkage

When events are specified in the ELSRn registers, the corresponding peripheral modules can be operated at generation of the specified events. A single peripheral module can link only with a single event. Set the ELSRn register after completing the initialization of the peripheral module to operate by an event. Table 19.5 lists the operations of peripheral modules when an event signal is input.

Table 19.5 Operations of Peripheral Modules When Event Signal is Input

Peripheral Module	Operations When Event Signal is Input		
MTU CMT TMR	The following operations can be selected by setting the ELOPA to ELOPE registers:		
	<ul style="list-style-type: none"> • Starts counting when an event signal is input. • Restarts counting when an event signal is input. • Counts the input events (CMT, TMR). • Performs input-capture operation when an event signal is input (MTU). 		
GPTW	The following operations can be selected by setting registers in GPTW:		
	<ul style="list-style-type: none"> • Starts counting when an event signal is input. • Stops counting when an event signal is input. • Clears counter when an event signal is input. • Increments counter when an event signal is input. • Decrements counter when an event signal is input. • Performs input-capture operation when an event signal is input. 		
A/D converter	Starts A/D conversion when an event signal is input.		
D/A converter	Starts D/A conversion when an event signal is input.		
I/O ports (output)	The value of PODR register (port output data register) changes when an event signal is input (The level output from the corresponding pin changes).	Port group	<ul style="list-style-type: none"> • Changes the PODR register value to the specified value. • Transfers the PDBFn register value to the PODR register (n = 1, 2). • Rotates the PODR register.
		Single port	Changes the PODR register value to the specified value.
I/O ports (input)	When the signal level of the input pin changes	Port group	Generates an event.
		Single port	
	When an event signal is input	Port group	Transfers the signal level of the input pin to the PDBFn register.
		Single port	This combination cannot be used.
Clock generation circuit	Switches the clock source to the low-speed on-chip oscillator when an event signal is input.*1		
Interrupt controller	Request an interrupt to the CPU, starts DMA transfer, or starts DTC transfer when an event signal is input.		

Note 1. The SCKCR3.CKSEL[2:0] bits are modified to 000b (LOCO) regardless of the value of the protect register (PRCR.PRC0).

19.3.3 Operation of Peripheral Timer Modules When Event Signal is Input

For the timer modules except GPTW, set the ELOPA to ELOPE register to specify the operation for when an event signal is input.

(1) Count Start Operation

When an event signal is input, the timer starts counting and the count start bit*1 in each timer control register becomes 1. An event signal that is input while the count start bit is 1 is ignored.

(2) Count Restart Operation

When an event signal is input, the timer counter is cleared. Since the count start bit*1 in each timer control register is retained, counting is restarted when an event signal is input while the count start bit is 1.

(3) Event Counter Operation

Event signal is selected as the timer count source. When an event signal is input, the timer counter is incremented.

(4) Input Capture Operation

When an event signal is input, the timer performs input-capture operation.

Note 1. Refer to the register descriptions on starting the timer in the relevant peripheral timer module section.

19.3.4 Operation of GPTW When Event Signal is Input

Eight event signals specified by the ELSR48 to ELSR55 registers are connected to every channel of GPTW as GPTW event sources A to H. To set the operation of GPTW when inputting an event signal, enable any of the event sources A to H by a corresponding bit in registers listed in Table 19.6.

Table 19.6 Operations When Event Signal is Input and Corresponding Source Select Registers

Operations on Event	Register Symbol	Register Name
Count start	GTSSR	General PWM Timer Start Source Select Register
Count stop	GTPSR	General PWM Timer Stop Source Select Register
Counter clear	GTCSR	General PWM Timer Clear Source Select Register
Count-up	GTUPSR	General PWM Timer Count-Up Source Select Register
Count-down	GTDNSR	General PWM Timer Count-Down Source Select Register
Input capture A	GTICASR	General PWM Timer Input Capture Source Select Register A
Input capture B	GTICBSR	General PWM Timer Input Capture Source Select Register B

19.3.5 Operation of A/D and D/A Converters When Event Signal is Input

When an event signal is input, the ADCSR.ADST bit and the DACR.DAOE0 bit*1 are set to 1 and the A/D and D/A converter start A/D and D/A conversion, respectively.

Note 1. Refer to the bit descriptions in the A/D converter and D/A converter sections.

19.3.6 I/O Port Operation When Event Signal is Input and Event Generation

The I/O port operation at an event signal input and conditions for event generation are set by the registers in ELC. The I/O ports that are used to set an event linkage are port B and port E.

(1) Single Ports and Port Groups

There are two event link modes: event link to single ports and event link to port groups. In the former mode, events can be interconnected to any one of the I/O ports. In the latter mode, events can be interconnected to port groups consisting of any two or more bits in the same I/O ports.

A single port can be set by the PELm.PSP[1:0] and PSB[1:0] bits ($m = 0$ to 3). A port group can be specified by setting two or more bits in the PGRn register ($n = 1, 2$) to 1. Among the ports corresponding to the bits set to 1 in the PGRn register, a port set as output becomes an output port group member, and a port set as input becomes an input port group member.

If an I/O port is specified as both a single port and a member of a port group, both functions are enabled when the corresponding port is input, whereas only the port group function is enabled when the corresponding port is output. Set the PDR register to select the direction of the I/O ports.

(2) Event Generation in Single Input Ports

A single port that is set as input generates an event signal when the input signal to the corresponding pin changes. The event generation condition is specified using the PELm.PSM[1:0] bits ($m = 0$ to 3). An example of operation is shown in Figure 19.3 (1).

(3) Single Output Ports Operation When Event Signal is Input

When an event signal is input to a single port set as output, the output level (the PODR register value) of the corresponding pin changes as specified by the PELm.PSM[1:0] bits. An example of operation is shown in Figure 19.3 (2).




Figure 19.3 Event Linkage Related to Single Ports (Port B)

(4) Event Generation in Input Port Group

An input port group generates an event signal when any of input signals to the corresponding pins change. The event generation condition is specified using the PGCn.PGCI[1:0] bits (n = 1, 2).

(5) Input Port Group Operation When Event Signal is Input

When an event signal is input to an input port group, the level of the corresponding pins is transferred to the PDBFn register. Values of the bits corresponding to ports that are not specified as members of the input port group do not change. An example of operation is shown in Figure 19.4.




Figure 19.4 Event Linkage Related to Input Port Groups (Port B)

(6) Output Port Group Operation When Event Signal is Input

When an event signal is input to an output port group, the value of the corresponding PODR register changes according to a setting of the PGCn.PGCO[2:0] bits (n = 1, 2). An example of operation is shown in Figure 19.5.




Figure 19.5 Event Linkage Related to Output Port Groups (Port B)

(7) Operation of the PDBFn Registers

(a) Input Port Groups

When an event signal is input to an input port group, the level of the corresponding pins is transferred to the PDBFn register (n = 1, 2). When another event signal is input to the input port group in this condition, different operations are performed depending on the PGCn.PGCOVE bit setting described as below.

- When the PGCn.PGCOVE bit is 0 (overwriting is disabled)

When the value transferred to the PDBFn register after an input of the last event signal has already been read by the CPU or DTC, the level of the corresponding pins at the time is transferred to the PDBFn register. When the value has not been read, the level of the pins is not transferred to the PDBFn register, and the input event signal is ignored.
- When the PGCn.PGCOVE bit is 1 (overwriting is enabled)

When another event signal is input to the input port group, the level of the corresponding pins is transferred to the PDBFn register.

(b) Output Port Groups

When an output port group is specified to output the PDBFn register value (PGCn.PGCO[2:0] bits = 011b), the PDBFn register value is transferred to the PODR register following an input of an event signal to the output port group. Data is not transferred to the bits corresponding to the ports that are not specified as members of the output port group. When output data is specified to rotate in an output port group (PGCn.PGCO[2:0] bits = 1xxb), the data is transferred from the PDBFn register to the PODR register at first event signal, and the PODR register value is rotated from MSB to LSB within the relevant group at second and subsequent signals.

Examples of operation are shown in Figure 19.6.




Figure 19.6 Bit-Rotating Operation of Output Port Groups (Port B)

(8) Restrictions on Writing to PODR and PDBF Registers

When the ELCR.ELCON bit is 1 (ELC function is enabled), write access to the PODR and PDBFn registers (n = 1, 2) becomes disabled at the following conditions.

- When a port is specified as a member of the input port group and when the event linkage is set, write access to the corresponding bit in the PDBFn register becomes disabled.
- When a port is specified as a member of the output port group, write access to the corresponding bit in the PODR register becomes disabled.
- When a port is specified as a single output port and when the event linkage for the port is set by the ELSRn register, write access to the corresponding bit in the PODR register becomes disabled.

19.3.7 Example of Procedure for Linking Events

The following describes the procedure for linking events.

- (1) Initialize the peripheral module (destination) that operates based on an event signal.
- (2) When event linkage is set to a port, set the following registers corresponding to the port.
 - PODR register: Set the initial values of the output ports.
 - PDR register: Set the I/O direction of the ports.
 - PGRn register: To operate ports for a port group, select ports to be specified as port group members (n = 1, 2).
 - PGCn register: Set the operation of the port group.
 - PELm register: When a port is operated as a single port, specify the port to be used, an operation of the port at an input of event signal, and the event generation condition (m = 0 to 3).
- (3) Set the number of the event signal to the ELSRn register corresponding to the destination peripheral module.
- (4) To link an event to a timer module, set any of the ELOPA to ELOPE registers corresponding to the timer as required.
- (5) Set the ELCR.ELCON bit to 1, which enables linkage of all the events.
- (6) Set the operation of the peripheral module (source) from which an event signal is output, and activate the module. The preset operation of the destination peripheral module is started by the event signal that is output from the source peripheral module.
- (7) To stop event linkage of independent peripheral module, set 00h to the ELSRn register corresponding to the peripheral module. To stop linkage of all the events, set the ELCR.ELCON bit to 0.

Note: When using event signal output from the LVD, set the LVD and then the ELC. Set the corresponding ELSRn register to 00h and then disable the LVD.

19.4 Usage Notes

19.4.1 Setting ELSRn Register

(1) Setting ELSR18 and ELSR19 Registers

Specify an event number from among EAh to F1h. Do not set the value other than preceding numbers.

(2) Setting ELSR24, ELSR25, ELSR26, and ELSR27 Registers

Do not set the DOC data operation condition met signal (F1h).

19.4.2 Setting Bit-Rotating Operation of Output Port Groups

When the values of the PDBFn register (n = 1, 2) are changed in the bit-rotating operation mode of the output port group, set the ELSRn register again. Set intervals for generating the event as at least one PCLKB cycle when using it for bit-rotating operation.

19.4.3 Linking DMA/DTC Transfer End Signal as Event

When linking the DMA/DTC transfer end signal as an event signal, do not set the same peripheral module as the DMA/DTC transfer destination and event link destination. If set, the peripheral module might be started before DMA/DTC transfer to the peripheral module is completed.

19.4.4 Clock Settings

To link events, make sure that the ELC and the related peripheral modules are in an operational condition. The peripheral modules cannot operate if they are in the module stop state or in mode which they stop (all-module clock stop mode, software standby mode, or deep software standby mode).

19.4.5 Module Stop Function Setting

ELC operation can be disabled or enabled using module stop control register B (MSTPCRB). After reset is released, the ELC function is disabled. Register access is enabled by releasing the module stop state. For details, refer to [section 11, Low Power Consumption](#).

20. I/O Ports

20.1 Overview

The pins of an I/O port for this MCU function as general I/O port pins, I/O pins for peripheral modules, interrupt input pins, or bus control pins.

Each pin is also configurable as an I/O pin of a peripheral module or an input pin for an interrupt. All pins function as input pins immediately after a reset, and pin functions are switched by register settings. The setting of each pin is specified by the registers for the corresponding I/O port and peripheral modules.

Each port has the port direction register (PDR) that selects input or output direction, the port output data register (PODR) that holds data for output, the port input register (PIDR) that indicates the pin states, the open-drain control register y (ODR_y, y = 0, 1) that selects the output type of each pin, the pull-up resistor control register (PCR) that controls on/off of the input pull-up MOS, the drive capacity control register (DSCR, DSCR2) that selects the drive capacity, and the port mode register (PMR) that specifies the pin function of each port.

For details on PMR, refer to section 21, Multi-Function Pin Controller (MPC).

The configuration of the I/O ports differs depending on the package. Table 20.1 to Table 20.4 show the specifications of I/O ports, and Table 20.5 lists the port functions.

Table 20.1 Specifications of I/O Ports (1)

With Programmable Gain Amplifier (PGA) Pseudo Differential Input (1)

Port	Package		Package	
	144 Pins	Number of Pin	112 Pins	Number of Pin
PORT0	P00, P01	2	P00, P01	2
PORT1	P10 to P17	8	P10 to P17	8
PORT2	P20 to P27	8	P20 to P24, P27	6
PORT3	P30 to P37	8	P30 to P33, P36, P37	6
PORT4	P40 to P47	8	P40 to P47	8
PORT5	P50 to P55	6	P52 to P55	4
PORT6	P60 to P65	6	P60 to P65	6
PORT7	P70 to P76	7	P70 to P76	7
PORT8	P80 to P82	3	P80 to P82	3
PORT9	P90 to P96	7	P90 to P96	7
PORTA	PA0 to PA7	8	PA0 to PA5	6
PORTB	PB0 to PB7	8	PB0 to PB7	8
PORTC	PC0 to PC6	7	PC0 to PC2	3
PORTD	PD0 to PD7	8	PD0 to PD7	8
PORTE	PE0 to PE6	7	PE0 to PE5	6
PORTF	PF0 to PF3	4	—	0
PORTG	PG0 to PG2	3	PG0 to PG2	3
PORTH	PH0 to PH7	8	PH0, PH4	2
PORTK	PK0 to PK2	3	—	0
	Total of pins	119	Total of pins	93

Table 20.2 Specifications of I/O Ports (2)

With Programmable Gain Amplifier (PGA) Pseudo Differential Input (2)

Port	Package		Package	
	100 Pins, with USB	Number of Pin	100 Pins, without USB	Number of Pin
PORT0	P00, P01	2	P00, P01	2
PORT1	P10, P11	2	P10, P11	2
PORT2	P20 to P24, P27	6	P20 to P24, P27	6
PORT3	P30 to P33, P36, P37	6	P30 to P33, P36, P37	6
PORT4	P40 to P47	8	P40 to P47	8
PORT5	P52 to P55	4	P52 to P55	4
PORT6	P60 to P65	6	P60 to P65	6
PORT7	P70 to P76	7	P70 to P76	7
PORT8	P80 to P82	3	P80 to P82	3
PORT9	P90 to P96	7	P90 to P96	7
PORTA	PA0 to PA5	6	PA0 to PA5	6
PORTB	PB0 to PB6	7	PB0 to PB7	8
PORTC	—	0	—	0
PORTD	PD2 to PD7	6	PD0 to PD7	8
PORTE	PE0 to PE5	6	PE0 to PE5	6
PORTF	—	0	—	0
PORTG	—	0	—	0
PORTH	PH0, PH4	2	PH0, PH4	2
PORTK	—	0	—	0
Total of pins		78	Total of pins	81

Table 20.3 Specifications of I/O Ports (3)

With Programmable Gain Amplifier (PGA) Pseudo Differential Input (3)

Port	Package		Package	
	80 Pins	Number of Pin	64 Pins	Number of Pin
PORT0	P00, P01	2	P00, P01	2
PORT1	P10, P11	2	P11	1
PORT2	P20 to P22, P27	4	P20 to P22	3
PORT3	P30, P31, P36, P37	4	P36, P37	2
PORT4	P40 to P47	8	P40 to P42, P44 to P46	6
PORT5	P52 to P55	4	P52 to P54	3
PORT6	P62, P64, P65	3	P64, P65	2
PORT7	P70 to P76	7	P70 to P76	7
PORT8	—	0	—	0
PORT9	P90 to P96	7	P90 to P96	7
PORTA	PA3, PA5	2	—	0
PORTB	PB0 to PB6	7	PB0 to PB6	7
PORTC	—	0	—	0
PORTD	PD2 to PD7	6	PD3 to PD7	5
PORTE	PE2 to PE4	3	PE2	1
PORTF	—	0	—	0
PORTG	—	0	—	0
PORTH	PH0, PH4	2	PH0, PH4	2
PORTK	—	0	—	0
Total of pins		61	Total of pins	48

Table 20.4 Specifications of I/O Ports (4)

Without Programmable Gain Amplifier (PGA) Pseudo Differential Input

Port	Package		Package	
	100 Pins	Number of Pin	48 Pins	Number of Pin
PORT0	P00, P01	2	P00	1
PORT1	P10, P11	2	P10, P11	2
PORT2	P20 to P24	5	—	0
PORT3	P30 to P33, P36, P37	6	P36, P37	2
PORT4	P40 to P47	8	P40 to P44	5
PORT5	P50 to P55	6	—	0
PORT6	P60 to P65	6	P62, P64, P65	3
PORT7	P70 to P76	7	P71 to P76	6
PORT8	P80 to P82	3	—	0
PORT9	P90 to P96	7	P94	1
PORTA	PA0 to PA5	6	PA3, PA5	2
PORTB	PB0 to PB7	8	PB0 to PB6	7
PORTC	—	0	—	0
PORTD	PD0 to PD7	8	PD3, PD5, PD7	3
PORTE	PE0 to PE5	6	PE2	1
PORTF	—	0	—	0
PORTG	—	0	—	0
PORTH	—	0	—	0
PORTK	—	0	—	0
	Total of pins	80	Total of pins	33

Table 20.5 Port Functions


Port	Pin	Input Pull-up	Open-Drain Output	Driving Ability Switching	5-V Tolerant
PORT0	P00, P01	✓	✓	Normal drive/high drive	—
PORT1	P10 to P17	✓	✓	Normal drive/high drive	—
PORT2	P20 to P27	✓	✓	Normal drive/high drive	—
PORT3	P30 to P35	✓	✓	Normal drive/high drive	—
	P36, P37	✓	✓	Fixed to normal output	—
PORT4	P40 to P42, P44 to P46	—	—	—	—
	P43, P47	✓	✓	Fixed to normal output	—
PORT5	P50 to P55	✓	✓	Fixed to normal output	—
PORT6	P60 to P65	✓	✓	Fixed to normal output	—
PORT7	P70	✓	✓	Normal drive/high drive	—
	P71 to P76	✓	✓	Normal drive/high drive/ large current output	—
PORT8	P80, P82	✓	✓	Normal drive/high drive	—
	P81	✓	✓	Normal drive/high drive/ large current output	—
PORT9	P90 to P95	✓	✓	Normal drive/high drive/ large current output	—
	P96	✓	✓	Normal drive/high drive	—
PORTA	PA0 to PA7	✓	✓	Normal drive/high drive	—
PORTB	PB0, PB3, PB4, PB6, PB7	✓	✓	Normal drive/high drive	—
	PB1, PB2	✓	✓	Normal drive/high drive	✓
	PB5	✓	✓	Normal drive/high drive/ large current output	—
PORTC	PC0	✓	✓	Normal drive/high drive	✓*1
	PC1 to PC6	✓	✓	Normal drive/high drive	—
PORTD	PD0, PD1, PD4 to PD7	✓	✓	Normal drive/high drive	—
	PD2	✓	✓	Normal drive/high drive	✓*1
	PD3	✓	✓	Normal drive/high drive/ large current output	—
PORTE	PE0, PE1, PE3 to PE6	✓	✓	Normal drive/high drive	—
	PE2	—	—	—	—
PORTF	PF0 to PF3	✓	✓	Normal drive/high drive	—
PORTG	PG0 to PG2	✓	✓	Normal drive/high drive	—
PORTH	PH0, PH4	—	—	—	—
	PH1 to PH3, PH5 to PH7	✓	✓	Fixed to normal output	—
PORTK	PK0 to PK2	✓	✓	Normal drive/high drive	—

Note 1. This is only available for products with 128 Kbytes of RAM.

Specifying input pull-up, open-drain output, switching of driving ability, or 5-V tolerance is available for other signals on pins that also function as general I/O pins. However, input pull-up becomes disabled while an external bus pin except for the WAIT pin is used.

20.2 I/O Port Configuration

- Port 0: P00, P01*1
- Port 1: P11
- Port 2: P22 to P27*1, *7
- Port 3: P30 to P35*1
- Port 7: P70 to P76*1
- Port 8: P80 to P82*1
- Port 9: P96
- Port A: PA2 to PA7*1, *7
- Port B: PB0 to PB7*1, *7
- Port C: PC0 to PC2, PC4*1
- Port D: PD0 to PD2*1
- Port E: PE0, PE1, PE3 to PE6*1
- Port F: PF0 to PF3*1
- Port G: PG0 to PG2*1
- Port K: PK0 to PK2*1



- Note 1. P01, P34, P70, P96, PA3 to PA6, PB0, PD0 to PD2, PE3, and PE4 are not provided on the 48-pin product. P30, P31, PA3, PA5, PD2, PE3, and PE4 are not provided on the product with 64 or fewer pins. P27 is not provided on the product with 64 or fewer pins and the 100-pin product without PGA pseudo differential input. P23, P24, P32, P33, P80 to P82, PA2, PA4, PE0, PE1, and PE5 are not provided on the product with 80 or fewer pins. Products with 80 or fewer pins and products with 100 pins that have PGA pseudo differential input and those that have a USB interface do not have PB7, PD0, and PD1. PC0 to PC2, and PG0 to PG2 are not provided on the product with 100 or fewer pins. P25, P26, P34, P35, PA6, PA7, PC4, PE6, PF0 to PF3, and PK0 to PK2 are not provided on the products with 112 or fewer pins.
- Note 2. Control signal for N-channel open-drain output
- Note 3. An external interrupt function is multiplexed on this pin.
- Note 4. Output from peripheral modules is multiplexed on this pin.
- Note 5. A pin which has a data bus function
- Note 6. The products with 80 or fewer pins does not have an external bus function.
- Note 7. The external bus function of P27, PA3 to PA5, and PB1 to PB3 is only available for products with 128 Kbytes of RAM.

Figure 20.1 I/O Port Configuration (1)




Figure 20.2 I/O Port Configuration (2)




Figure 20.3 I/O Port Configuration (3)




Figure 20.4 I/O Port Configuration (4)




Figure 20.5 I/O Port Configuration (5)





Figure 20.6 I/O Port Configuration (6)

20.3 Register Descriptions

20.3.1 Port Direction Register (PDR)

Address(es): PORT0.PDR 0008 C000h, PORT1.PDR 0008 C001h, PORT2.PDR 0008 C002h, PORT3.PDR 0008 C003h, PORT4.PDR 0008 C004h, PORT5.PDR 0008 C005h, PORT6.PDR 0008 C006h, PORT7.PDR 0008 C007h, PORT8.PDR 0008 C008h, PORT9.PDR 0008 C009h, PORTA.PDR 0008 C00Ah, PORTB.PDR 0008 C00Bh, PORTC.PDR 0008 C00Ch, PORTD.PDR 0008 C00Dh, PORTE.PDR 0008 C00Eh, PORTF.PDR 0008 C00Fh, PORTG.PDR 0008 C010h, PORTH.PDR 0008 C011h, PORTK.PDR 0008 C013h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 I/O Select	0: Input (Functions as an input pin.)	R/W
b1	B1	Pm1 I/O Select	1: Output (Functions as an output pin.)	R/W
b2	B2	Pm2 I/O Select		R/W
b3	B3	Pm3 I/O Select		R/W
b4	B4	Pm4 I/O Select		R/W
b5	B5	Pm5 I/O Select		R/W
b6	B6	Pm6 I/O Select		R/W
b7	B7	Pm7 I/O Select		R/W

m = 0 to 9, A to H, K

PDR is a register which is used to select the input or output direction for individual pins of the corresponding port when the pins are configured as the general I/O pins.

Each bit of PORTm.PDR corresponds to each pin of port m; I/O direction can be specified in 1-bit units.


Each bit of PDR corresponding to port m that does not exist is reserved.

Also, each bit of PDR corresponding to P40 to P42, P44 to P46, PH0, PH4, and PE2 pins is reserved, because such pins are input only.

Make settings of the reserved bit according to the description in section 20.4.1, Initialization of the Port Direction Register (PDR).

20.3.2 Port Output Data Register (PODR)

Address(es): PORT0.PODR 0008 C020h, PORT1.PODR 0008 C021h, PORT2.PODR 0008 C022h, PORT3.PODR 0008 C023h, PORT4.PODR 0008 C024h, PORT5.PODR 0008 C025h, PORT6.PODR 0008 C026h, PORT7.PODR 0008 C027h, PORT8.PODR 0008 C028h, PORT9.PODR 0008 C029h, PORTA.PODR 0008 C02Ah, PORTB.PODR 0008 C02Bh, PORTC.PODR 0008 C02Ch, PORTD.PODR 0008 C02Dh, PORTE.PODR 0008 C02Eh, PORTF.PODR 0008 C02Fh, PORTG.PODR 0008 C030h, PORTH.PODR 0008 C031h, PORTK.PODR 0008 C033h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 Output Data Store	0: Low output	R/W
b1	B1	Pm1 Output Data Store	1: High output	R/W
b2	B2	Pm2 Output Data Store		R/W
b3	B3	Pm3 Output Data Store		R/W
b4	B4	Pm4 Output Data Store		R/W
b5	B5	Pm5 Output Data Store		R/W
b6	B6	Pm6 Output Data Store		R/W
b7	B7	Pm7 Output Data Store		R/W

m = 0 to 9, A to H, and K

PODR is a register which holds the data to be output from the pins used for general I/O.


Bits that correspond to port m that does not exist is reserved. Write 0 (low output) to these bits.

Each bit of PODR corresponding to P40 to P42, P44 to P46, PH0, PH4, and PE2 pins is reserved, because such pins are input only. Data is not output from the corresponding pins even if these bits are set.

The bit corresponding to a pin that does not exist is reserved. A reserved bit is always read as 0. The write value should always be 0.

20.3.3 Port Input Register (PIDR)

Address(es): PORT0.PIDR 0008 C040h, PORT1.PIDR 0008 C041h, PORT2.PIDR 0008 C042h, PORT3.PIDR 0008 C043h, PORT4.PIDR 0008 C044h, PORT5.PIDR 0008 C045h, PORT6.PIDR 0008 C046h, PORT7.PIDR 0008 C047h, PORT8.PIDR 0008 C048h, PORT9.PIDR 0008 C049h, PORTA.PIDR 0008 C04Ah, PORTB.PIDR 0008 C04Bh, PORTC.PIDR 0008 C04Ch, PORTD.PIDR 0008 C04Dh, PORTE.PIDR 0008 C04Eh, PORTF.PIDR 0008 C04Fh, PORTG.PIDR 0008 C050h, PORTH.PIDR 0008 C051h, PORTK.PIDR 0008 C053h



Value after reset: x x x x x x x x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0	0: Low input	R
b1	B1	Pm1	1: High input	R
b2	B2	Pm2		R
b3	B3	Pm3		R
b4	B4	Pm4		R
b5	B5	Pm5		R
b6	B6	Pm6		R
b7	B7	Pm7		R

m = 0 to 9, A to H, K

PIDR is a register which reflects individual pin states of the port.

The pin states of port m can be read with the PORTm.PIDR, regardless of the values of PORTm.PDR and PORTm.PMR.

The states of pins cannot be read when the PmnPFS.ASEL bit is set to 1.

The NMI pin state is reflected in the PE2 bit.


The bit corresponding to a pin that does not exist is reserved. A reserved bit is read as undefined, and cannot be modified.

Note: Set the VOLSr.PGAVLS bit to 1 when both PH0 and PH4 are to be used as input pins while the AVCC voltage is no less than 4.0 V on the product with the PGA pseudo differential input.

When only PH0 is to be used as an input pin, set all S12AD.ADPGADCR0.PxDEN bits (x = 000 to 002) to 0, and when only PH4 is to be used as an input pin, set all S12AD1.ADPGADCR0.PxDEN bits (x = 100 to 102) to 0.

20.3.4 Port Mode Register (PMR)

Address(es): PORT0.PMR 0008 C060h, PORT1.PMR 0008 C061h, PORT2.PMR 0008 C062h, PORT3.PMR 0008 C063h, PORT4.PMR 0008 C064h, PORT5.PMR 0008 C065h, PORT6.PMR 0008 C066h, PORT7.PMR 0008 C067h, PORT8.PMR 0008 C068h, PORT9.PMR 0008 C069h, PORTA.PMR 0008 C06Ah, PORTB.PMR 0008 C06Bh, PORTC.PMR 0008 C06Ch, PORTD.PMR 0008 C06Dh, PORTE.PMR 0008 C06Eh, PORTF.PMR 0008 C06Fh, PORTG.PMR 0008 C070h, PORTH.PMR 0008 C071h, PORTK.PMR 0008 C073h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 Pin Mode Control	0: Uses the pin as a general I/O pin.	R/W
b1	B1	Pm1 Pin Mode Control	1: Uses the pin as a peripheral function.	R/W
b2	B2	Pm2 Pin Mode Control		R/W
b3	B3	Pm3 Pin Mode Control		R/W
b4	B4	Pm4 Pin Mode Control		R/W
b5	B5	Pm5 Pin Mode Control		R/W
b6	B6	Pm6 Pin Mode Control		R/W
b7	B7	Pm7 Pin Mode Control		R/W

m = 0 to 9, A to H, and K

PMR is a register which specifies the function of the pins of the port.

Each bit of PORTm.PMR corresponds to each pin of port m; pin function can be specified in 1-bit units.

The bit corresponding to a pin that does not exist is reserved. A reserved bit is always read as 0. The write value should always be 0.

20.3.5 Open-Drain Control Register 0 (ODR0)

Address(es): PORT0.ODR0 0008 C080h, PORT1.ODR0 0008 C082h, PORT2.ODR0 0008 C084h, PORT3.ODR0 0008 C086h, PORT4.ODR0 0008 C088h, PORT5.ODR0 0008 C08Ah, PORT6.ODR0 0008 C08Ch, PORT7.ODR0 0008 C08Eh, PORT8.ODR0 0008 C090h, PORT9.ODR0 0008 C092h, PORTA.ODR0 0008 C094h, PORTB.ODR0 0008 C096h, PORTC.ODR0 0008 C098h, PORTD.ODR0 0008 C09Ah, PORTE.ODR0 0008 C09Ch, PORTF.ODR0 0008 C09Eh, PORTG.ODR0 0008 C0A0h, PORTH.ODR0 0008 C0A2h, PORTK.ODR0 0008 C0A6h

b7	b6	b5	b4	b3	b2	b1	b0
—	B6	—	B4	—	B2	—	B0

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 Output Type Select	0: CMOS output 1: NMOS open-drain output	R/W
b1	—	Reserved		R/W
b2	B2	Pm1 Output Type Select		R/W
b3	—	Reserved		R/W
b4	B4	Pm2 Output Type Select		R/W
b5	—	Reserved		R/W
b6	B6	Pm3 Output Type Select		R/W
b7	—	Reserved		R/W

m = 0 to 9, A to H, and K

ODR0 is a register which is used to select an output type for the pins of the port.

In the ODR0 register, the odd bits (b1, b3, b5, and b7) are reserved.

The bits corresponding to a pin that does not exist or that the open-drain output is not allocated to are reserved. A reserved bit is always read as 0. The write value should always be 0.

20.3.6 Open-Drain Control Register 1 (ODR1)

Address(es): PORT1.ODR1 0008 C083h, PORT2.ODR1 0008 C085h, PORT3.ODR1 0008 C087h, PORT4.ODR1 0008 C089h, PORT5.ODR1 0008 C08Bh, PORT6.ODR1 0008 C08Dh, PORT7.ODR1 0008 C08Fh, PORT9.ODR1 0008 C093h, PORTA.ODR1 0008 C095h, PORTB.ODR1 0008 C097h, PORTC.ODR1 0008 C099h, PORTD.ODR1 0008 C09Bh, PORTE.ODR1 0008 C09Dh, PORTH.ODR1 0008 C0A3h

b7	b6	b5	b4	b3	b2	b1	b0
—	B6	—	B4	—	B2	—	B0

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm4 Output Type Select	0: CMOS output	R/W
b1	—	Reserved	1: NMOS open-drain output	R/W
b2	B2	Pm5 Output Type Select		R/W
b3	—	Reserved		R/W
b4	B4	Pm6 Output Type Select		R/W
b5	—	Reserved		R/W
b6	B6	Pm7 Output Type Select		R/W
b7	—	Reserved		R/W

m = 1 to 7, 9, A to E, and H

ODR1 is used to select an output type for each pin of the port.

The odd bits (b1, b3, b5, and b7) in the ODR1 register are reserved.

The bits corresponding to a pin that does not exist or that the open-drain output is not allocated to are reserved. A reserved bit is always read as 0. The write value should always be 0.

20.3.7 Pull-Up Resistor Control Register (PCR)

Address(es): PORT0.PCR 0008 C0C0h, PORT1.PCR 0008 C0C1h, PORT2.PCR 0008 C0C2h, PORT3.PCR 0008 C0C3h, PORT4.PCR 0008 C0C4h, PORT5.PCR 0008 C0C5h, PORT6.PCR 0008 C0C6h, PORT7.PCR 0008 C0C7h, PORT8.PCR 0008 C0C8h, PORT9.PCR 0008 C0C9h, PORTA.PCR 0008 C0CAh, PORTB.PCR 0008 C0CBh, PORTC.PCR 0008 C0CCh, PORTD.PCR 0008 C0CDh, PORTE.PCR 0008 C0CEh, PORTF.PCR 0008 C0CFh, PORTG.PCR 0008 C0D0h, PORTH.PCR 0008 C0D1h, PORTK.PCR 0008 C0D3h

b7	b6	b5	b4	b3	b2	b1	b0
B7	B6	B5	B4	B3	B2	B1	B0

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 Input Pull-Up Resistor Control	0: Disables an input pull-up resistor. 1: Enables an input pull-up resistor.	R/W
b1	B1	Pm1 Input Pull-Up Resistor Control		R/W
b2	B2	Pm2 Input Pull-Up Resistor Control		R/W
b3	B3	Pm3 Input Pull-Up Resistor Control		R/W
b4	B4	Pm4 Input Pull-Up Resistor Control		R/W
b5	B5	Pm5 Input Pull-Up Resistor Control		R/W
b6	B6	Pm6 Input Pull-Up Resistor Control		R/W
b7	B7	Pm7 Input Pull-Up Resistor Control		R/W

m = 0 to 9, A to H, K

PCR is a register which enables or disables an input pull-up resistor for individual pins of the port.

While a pin is in the input state with the corresponding bit in PORTm.PCR set to 1, the pull-up resistor connected to the pin is enabled.

When a pin is set as an external bus pin (except for the WAIT pin), a general port output pin, or a peripheral module output pin, the pull-up resistor for the pin is disabled regardless of the settings of PCR.

However, when a pin is used as an address bus or bus control signal and the MCU transitions to software standby mode or deep software standby mode while the output port enable bit (SBYCR.OPE) in the standby control register is cleared to 0, the value in the PCR register becomes enabled.

The pull-up resistor is also disabled in the reset state.

The bits corresponding to a pin that does not exist or that the input pull-up is not allocated to are reserved. A reserved bit is always read as 0. The write value should always be 0.

20.3.8 Drive Capacity Control Register (DSCR)

Address(es): PORT0.DSCR 0008 C0E0h, PORT1.DSCR 0008 C0E1h, PORT2.DSCR 0008 C0E2h, PORT3.DSCR 0008 C0E3h, PORT7.DSCR 0008 C0E7h, PORT8.DSCR 0008 C0E8h, PORT9.DSCR 0008 C0E9h, PORTA.DSCR 0008 C0EAh, PORTB.DSCR 0008 C0EBh, PORTC.DSCR 0008 C0ECh, PORTD.DSCR 0008 C0EDh, PORTE.DSCR 0008 C0EEh, PORTF.DSCR 0008 C0EFh, PORTG.DSCR 0008 C0F0h, PORTK.DSCR 0008 C0F3h

b7	b6	b5	b4	b3	b2	b1	b0
B7	B6	B5	B4	B3	B2	B1	B0

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 Drive Capacity Control	0: Normal drive output	R/W
b1	B1	Pm1 Drive Capacity Control	1: High-drive output	R/W
b2	B2	Pm2 Drive Capacity Control		R/W
b3	B3	Pm3 Drive Capacity Control		R/W
b4	B4	Pm4 Drive Capacity Control		R/W
b5	B5	Pm5 Drive Capacity Control		R/W
b6	B6	Pm6 Drive Capacity Control		R/W
b7	B7	Pm7 Drive Capacity Control		R/W

m = 0 to 3, 7 to 9, A to G, and K

DSCR is a register which is used to switch the drive capacity of the port.

The bits corresponding to a pin that does not exist or whose drive capacity is fixed are reserved. A reserved bit is always read as 0. The write value should always be 0.

20.3.9 Drive Capacity Control Register 2 (DSCR2)

Address(es): PORT7.DSCR2 0008 C12Fh, PORT8.DSCR2 0008 C130h, PORT9.DSCR2 0008 C131h, PORTB.DSCR2 0008 C133h, PORTD.DSCR2 0008 C135h

b7	b6	b5	b4	b3	b2	b1	b0
—	B6	B5	B4	B3	B2	B1	B0

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 Drive Capacity Control 2	0: Normal drive/high-drive output*1 1: Large current output	R/W
b1	B1	Pm1 Drive Capacity Control 2		R/W
b2	B2	Pm2 Drive Capacity Control 2		R/W
b3	B3	Pm3 Drive Capacity Control 2		R/W
b4	B4	Pm4 Drive Capacity Control 2		R/W
b5	B5	Pm5 Drive Capacity Control 2		R/W
b6	B6	Pm6 Drive Capacity Control 2		R/W
b7	—	Reserved		R/W

m = 7 to 9, B, and D

Note 1. Pins that support switching drive capacity by the DSCR register depend on the setting of the DSCR register.

DSCR2 is a register which is used to switch the drive capacity of the port.

Table 20.6 shows the setting of drive capacity by the DSCR and DSCR2 registers.

The bits corresponding to a pin that does not exist or that cannot be switched to large current output are reserved. A reserved bit is always read as 0. The write value should always be 0.

Table 20.6 Drive Capacity Setting by DSCR and DSCR2 Registers

PORTm.DSCR2.Bx	PORTm.DSCR.Bx	Drive Capacity*1
0	0	Normal drive output
0	1	High-drive output
1	Don't care	Large current output

Note 1. When drive capacity is fixed, or drive capacity of a pin whose drive capacity cannot be switched cannot be changed.

20.4 Usage Notes

20.4.1 Initialization of the Port Direction Register (PDR)

Initialize reserved bits in the PDR register according to Table 20.7 to Table 20.14.

- The blank columns in Table 20.7 to Table 20.14 indicate the bits corresponding to the pins listed in Table 20.1, Specifications of I/O Ports (1) to Table 20.4, Specifications of I/O Ports (4).

The corresponding bits should be set to 1 (output) or 0 (input) depending on the user system.

However, each bit of PDR corresponding to P40 to P42, P44 to P46, PH0, PH4, and PE2 pins which are input only is reserved.

This bit should be set to 0 (input).

- The columns other than the blank columns in Table 20.7 to Table 20.14 indicate reserved bits (input-dedicated pins are excluded).

A reserved bit should be set to 0 (input) or 1 (output) according to Table 20.7 to Table 20.14.

When setting a value to a reserved bit, access in byte units.

Table 20.7 PDR Register Settings in 144-Pin Packages with programmable gain amplifier (PGA) pseudo differential input

Port Symbol	PDR Register							
	b7	b6	b5	b4	b3	b2	b1	b0
PORT0	0	0	0	0	0	0		
PORT1								
PORT2								
PORT3								
PORT4		0	0	0		0	0	0
PORT5	0	0						
PORT6	0	0						
PORT7	0							
PORT8	0	0	0	0	0			
PORT9	0							
PORTA								
PORTB								
PORTC	0							
PORTD								
PORTE	0					0		
PORTF	0	0	0	0				
PORTG	0	0	0	0	0			
PORTH				0				0
PORTK	0	0	0	0	0			

Table 20.8 PDR Register Settings in 112-Pin Packages with programmable gain amplifier (PGA) pseudo differential input

Port Symbol	PDR Register							
	b7	b6	b5	b4	b3	b2	b1	b0
PORT0	0	0	0	0	0	0		
PORT1								
PORT2		1	1					
PORT3			1	1				
PORT4		0	0	0		0	0	0
PORT5	0	0					1	1
PORT6	0	0						
PORT7	0							
PORT8	0	0	0	0	0			
PORT9	0							
PORTA	1	1						
PORTB								
PORTC	0	1	1	1	1			
PORTD								
PORTE	0	1				0		
PORTF	0	0	0	0	1	1	1	1
PORTG	0	0	0	0	0			
PORTH	1	1	1	0	1	1	1	0
PORTK	0	0	0	0	0	1	1	1

Table 20.9 PDR Register Settings in 100-Pin Packages with programmable gain amplifier (PGA) pseudo differential input, and with USB

Port Symbol	PDR Register							
	b7	b6	b5	b4	b3	b2	b1	b0
PORT0	0	0	0	0	0	0		
PORT1	1	1	1	1	1	1		
PORT2		1	1					
PORT3			1	1				
PORT4		0	0	0		0	0	0
PORT5	0	0					1	1
PORT6	0	0						
PORT7	0							
PORT8	0	0	0	0	0			
PORT9	0							
PORTA	1	1						
PORTB	1							
PORTC	0	1	1	1	1	1	1	1
PORTD							1	1
PORTE	0	1				0		
PORTF	0	0	0	0	1	1	1	1
PORTG	0	0	0	0	0	1	1	1
PORTH	1	1	1	0	1	1	1	0
PORTK	0	0	0	0	0	1	1	1

Table 20.10 PDR Register Settings in 100-Pin Packages with programmable gain amplifier (PGA) pseudo differential input, and without USB

Port Symbol	PDR Register							
	b7	b6	b5	b4	b3	b2	b1	b0
PORT0	0	0	0	0	0	0		
PORT1	1	1	1	1	1	1		
PORT2		1	1					
PORT3			1	1				
PORT4		0	0	0		0	0	0
PORT5	0	0					1	1
PORT6	0	0						
PORT7	0							
PORT8	0	0	0	0	0			
PORT9	0							
PORTA	1	1						
PORTB								
PORTC	0	1	1	1	1	1	1	1
PORTD								
PORTE	0	1				0		
PORTF	0	0	0	0	1	1	1	1
PORTG	0	0	0	0	0	1	1	1
PORTH	1	1	1	0	1	1	1	0
PORTK	0	0	0	0	0	1	1	1

Table 20.11 PDR Register Settings in 100-Pin Packages without programmable gain amplifier (PGA) pseudo differential input

Port Symbol	PDR Register							
	b7	b6	b5	b4	b3	b2	b1	b0
PORT0	0	0	0	0	0	0		
PORT1	1	1	1	1	1	1		
PORT2	1	1	1					
PORT3			1	1				
PORT4		0	0	0		0	0	0
PORT5	0	0						
PORT6	0	0						
PORT7	0							
PORT8	0	0	0	0	0			
PORT9	0							
PORTA	1	1						
PORTB								
PORTC	0	1	1	1	1	1	1	1
PORTD								
PORTE	0	1				0		
PORTF	0	0	0	0	1	1	1	1
PORTG	0	0	0	0	0	1	1	1
PORTH	1	1	1	0	1	1	1	0
PORTK	0	0	0	0	0	1	1	1

Table 20.12 PDR Register Settings in 80-Pin Packages with programmable gain amplifier (PGA) pseudo differential input

Port Symbol	PDR Register							
	b7	b6	b5	b4	b3	b2	b1	b0
PORT0	0	0	0	0	0	0		
PORT1	1	1	1	1	1	1		
PORT2		1	1	1	1			
PORT3			1	1	1	1		
PORT4		0	0	0		0	0	0
PORT5	0	0					1	1
PORT6	0	0			1		1	1
PORT7	0							
PORT8	0	0	0	0	0	1	1	1
PORT9	0							
PORTA	1	1		1		1	1	1
PORTB	1							
PORTC	0	1	1	1	1	1	1	1
PORTD							1	1
PORTE	0	1	1			0	1	1
PORTF	0	0	0	0	1	1	1	1
PORTG	0	0	0	0	0	1	1	1
PORTH	1	1	1	0	1	1	1	0
PORTK	0	0	0	0	0	1	1	1

Table 20.13 PDR Register Settings in 64-Pin Packages with programmable gain amplifier (PGA) pseudo differential input

Port Symbol	PDR Register							
	b7	b6	b5	b4	b3	b2	b1	b0
PORT0	0	0	0	0	0	0		
PORT1	1	1	1	1	1	1		1
PORT2	1	1	1	1	1			
PORT3			1	1	1	1	1	1
PORT4	1	0	0	0	1	0	0	0
PORT5	0	0	1				1	1
PORT6	0	0			1	1	1	1
PORT7	0							
PORT8	0	0	0	0	0	1	1	1
PORT9	0							
PORTA	1	1	1	1	1	1	1	1
PORTB	1							
PORTC	0	1	1	1	1	1	1	1
PORTD						1	1	1
PORTE	0	1	1	1	1	0	1	1
PORTF	0	0	0	0	1	1	1	1
PORTG	0	0	0	0	0	1	1	1
PORTH	1	1	1	0	1	1	1	0
PORTK	0	0	0	0	0	1	1	1

Table 20.14 PDR Register Settings in 48-Pin Packages without programmable gain amplifier (PGA) pseudo differential input

Port Symbol	PDR Register							
	b7	b6	b5	b4	b3	b2	b1	b0
PORT0	0	0	0	0	0	0	1	
PORT1	1	1	1	1	1	1		
PORT2	1	1	1	1	1	1	1	1
PORT3			1	1	1	1	1	1
PORT4	1	0	0	0		0	0	0
PORT5	0	0	1	1	1	1	1	1
PORT6	0	0			1		1	1
PORT7	0							1
PORT8	0	0	0	0	0	1	1	1
PORT9	0	1	1		1	1	1	1
PORTA	1	1		1		1	1	1
PORTB	1							
PORTC	0	1	1	1	1	1	1	1
PORTD		1		1		1	1	1
PORTE	0	1	1	1	1	0	1	1
PORTF	0	0	0	0	1	1	1	1
PORTG	0	0	0	0	0	1	1	1
PORTH	1	1	1	0	1	1	1	0
PORTK	0	0	0	0	0	1	1	1

20.4.2 Settings when PH0 and PH4 are to be Used as General Purpose Input Port Pins

To use PH0 and PH4 as general purpose input port pins, make settings in accord with Figure 20.7.




Figure 20.7 Settings when PH0 and PH4 are to be Used as General Purpose Input Port Pins

20.4.3 Handling of Unused Pins

Details on the handling of unused pins are given in Table 20.15.

Table 20.15 Handling of Unused Pins

Pin Name	Handling
EMLE	Connect this pin to VSS via a resistor (pulling down).
MD	Use this as a mode pin.
RES#	Connect this pin to VCC via a resistor (pulling up).
VCC_USB	Connect this pin to VCC
VSS_USB	Connect this pin to VSS
USB0_DP	Leave these pins open-circuit.
USB0_DM	
PE2/NMI	Connect this pin to VCC via a resistor (pulling up).
P36/EXTAL	Set the MOSCCR.MOSTP bit to 1 (general port P36) when not using the main clock When this pin is not used as port P36, handle as port 0 to 3, 7 to 9, A to G, and K.
P37/XTAL	Set the MOSCCR.MOSTP bit to 1 (general port P37) when not using the main clock When this pin is not used as port P37, handle as port 0 to 3, 7 to 9, A to G, and K. When an external clock is to be input to the EXTAL pin, leave this pin open-circuit.
Port 0 to Port 3, Port 7 to Port 9, Port A to Port G, Port K	<ul style="list-style-type: none"> If the direction setting is for input (PORTn.PDR = 0), the corresponding pin is connected to VCC (pulled up) via a resistor or to VSS (pulled down) via a resistor.*1 If the direction setting is for output (PORTn.PDR = 1), leave these pins open-circuit.*1, *2
Port 4 to Port 6, Port H (except for PH0 and PH4)	<ul style="list-style-type: none"> The corresponding pin is connected to analog power supply (AVCC1/AVCC2) (pulled up) via a resistor or to analog ground (AVSS1/AVSS2) (pulled down) via a resistor.*3 If the direction setting is for output (PORTn.PDR = 1), leave these pins open-circuit.*1, *2, *4
PH0/PGAVSS0	The pin is connected to analog power supply (AVCC0) (pulled up) via a resistor.
PH4/PGAVSS1	The pin is connected to analog power supply (AVCC1) (pulled up) via a resistor.

Note 1. Clear the PORTn.PMR bit, the PmnPFS.ISEL bit and the PmnPFS.ASEL bit to 0.

Note 2. In the case of release when the setting is for output, the port is an input over the period from release from the reset state to the pin becoming an output. Since the voltage on the pin is undefined while it is an input, this may lead to an increase in the current drawn.

Note 3. Connect the P4 and PH pins to AVCC1/AVSS1 as the power source via resistor, and connect the P5 and P6 pins to AVCC2/AVSS2 as the power source via resistor.

Note 4. Do not set PORTn.PDR to 1 for input-dedicated pins.

21. Multi-Function Pin Controller (MPC)

21.1 Overview

The multi-function pin controller (MPC) selects and assigns input/output of peripheral functions and interrupt input signals from multiple ports. The MPC also assigns the port of external bus related signals.

Table 21.1 lists the functions assigned to each multiplexed pin. The symbols ✓ and × in the table indicate whether the pin is available or unavailable for the package. Selecting a single function for multiple pins is prohibited.

Table 21.1 Functions Assigned to Each Multiplexed Pin (1/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package									
				With PGA pseudo differential input						Without PGA pseudo differential input			
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin		
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB		
Interrupt		NMI (input)	PE2	✓	✓	✓	✓	✓	✓	✓	✓		
Interrupt	IRQ0	IRQ0-DS (input)	P10	✓	✓	✓	✓	✓	×	✓	✓		
		IRQ0 (input)	P52	✓	✓	✓	✓	✓	✓	✓	✓	×	
			PE5	✓	✓	✓	✓	×	×	✓	✓	×	
			PG0	✓	✓	×	×	×	×	×	×	×	
	IRQ1	IRQ1-DS (input)	P11	✓	✓	✓	✓	✓	✓	✓	✓	✓	
		IRQ1 (input)	P53	✓	✓	✓	✓	✓	✓	✓	✓	×	
			PA5	✓	✓	✓	✓	✓	×	✓	✓	✓	
			PE4	✓	✓	✓	✓	✓	×	✓	✓	×	
	IRQ2	IRQ2-DS (input)	IRQ2 (input)	PG1	✓	✓	×	×	×	×	×	×	
				PE3	✓	✓	✓	✓	✓	×	✓	×	
		IRQ2	IRQ2 (input)	P00	✓	✓	✓	✓	✓	✓	✓	✓	✓
				P54	✓	✓	✓	✓	✓	✓	✓	✓	×
				PB6	✓	✓	✓	✓	✓	✓	✓	✓	✓
	PD4			✓	✓	✓	✓	✓	✓	✓	✓	×	
	IRQ3	IRQ3-DS (input)	IRQ3 (input)	PG2	✓	✓	×	×	×	×	×	×	
				PB4	✓	✓	✓	✓	✓	✓	✓	✓	✓
		IRQ3	IRQ3 (input)	P34	✓	×	×	×	×	×	×	×	×
				P55	✓	✓	✓	✓	✓	×	✓	✓	×
	P82			✓	✓	✓	✓	×	×	✓	✓	×	
	IRQ4	IRQ4-DS (input)	IRQ4 (input)	PE6	✓	×	×	×	×	×	×	×	
P96				✓	✓	✓	✓	✓	✓	✓	✓	×	
IRQ4		IRQ4 (input)	P01	✓	✓	✓	✓	✓	✓	✓	✓	×	
			P24	✓	✓	✓	✓	×	×	✓	✓	×	
			P60	✓	✓	✓	✓	×	×	✓	✓	×	
IRQ5	IRQ5 (input)	PB1	✓	✓	✓	✓	✓	✓	✓	✓	✓		
		P70	✓	✓	✓	✓	✓	✓	✓	✓	×		
		P61	✓	✓	✓	✓	×	×	✓	✓	×		
		P80	✓	✓	✓	✓	×	×	✓	✓	×		
IRQ5	IRQ5 (input)	PD6	✓	✓	✓	✓	✓	✓	✓	✓	×		
		PF2	✓	×	×	×	×	×	×	×	×		

Table 21.1 Functions Assigned to Each Multiplexed Pin (2/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package							
				With PGA pseudo differential input						Without PGA pseudo differential input	
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB
Interrupt	IRQ6	IRQ6-DS (input)	P21	✓	✓	✓	✓	✓	✓	✓	×
		IRQ6 (input)	P31	✓	✓	✓	✓	✓	×	✓	×
			P35	✓	×	×	×	×	×	×	×
			P62	✓	✓	✓	✓	✓	×	✓	✓
			PD5	✓	✓	✓	✓	✓	✓	✓	✓
	IRQ7	IRQ7-DS (input)	P20	✓	✓	✓	✓	✓	✓	✓	×
		IRQ7 (input)	P30	✓	✓	✓	✓	✓	×	✓	×
			P63	✓	✓	✓	✓	×	×	✓	×
			PA6	✓	×	×	×	×	×	×	×
			PE0	✓	✓	✓	✓	×	×	✓	×
	IRQ8	IRQ8-DS (input)	PK1	✓	×	×	×	×	×	×	×
		IRQ8 (input)	P64	✓	✓	✓	✓	✓	✓	✓	✓
			PB0	✓	✓	✓	✓	✓	✓	✓	✓
			PD7	✓	✓	✓	✓	✓	✓	✓	✓
	IRQ9	IRQ9-DS (input)	PK2	✓	×	×	×	×	×	×	×
		IRQ9 (input)	P12	✓	✓	×	×	×	×	×	×
			P65	✓	✓	✓	✓	✓	✓	✓	✓
			PB3	✓	✓	✓	✓	✓	✓	✓	✓
	IRQ10	IRQ10-DS (input)	PC5	✓	×	×	×	×	×	×	×
		IRQ10 (input)	P13	✓	✓	×	×	×	×	×	×
			P22	✓	✓	✓	✓	✓	✓	✓	×
			P25	✓	×	×	×	×	×	×	×
	IRQ11	IRQ11-DS (input)	PC6	✓	×	×	×	×	×	×	×
		IRQ11 (input)	P14	✓	✓	×	×	×	×	×	×
			P23	✓	✓	✓	✓	×	×	✓	×
			P26	✓	×	×	×	×	×	×	×
	IRQ12	IRQ12-DS (input)	P32	✓	✓	✓	✓	×	×	✓	×
		IRQ12 (input)	P15	✓	✓	×	×	×	×	×	×
			PC0	✓	✓	×	×	×	×	×	×
			PF0	✓	×	×	×	×	×	×	×
IRQ13	IRQ13-DS (input)	P33	✓	✓	✓	✓	×	×	✓	×	
	IRQ13 (input)	P16	✓	✓	×	×	×	×	×	×	
		PC1	✓	✓	×	×	×	×	×	×	
		PF1	✓	×	×	×	×	×	×	×	
IRQ14	IRQ14-DS (input)	PA1	✓	✓	✓	✓	×	×	✓	×	
	IRQ14 (input)	P17	✓	✓	×	×	×	×	×	×	
		PC3	✓	×	×	×	×	×	×	×	
		PF3	✓	×	×	×	×	×	×	×	
IRQ15	IRQ15-DS (input)	PK0	✓	×	×	×	×	×	×	×	
	IRQ15 (input)	P27	✓	✓	✓	✓	✓	×	×	×	
		PC2	✓	✓	×	×	×	×	×	×	
		PE1	✓	✓	✓	✓	×	×	✓	×	

Table 21.1 Functions Assigned to Each Multiplexed Pin (3/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package								
				With PGA pseudo differential input						Without PGA pseudo differential input		
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin	
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB	
Multi-function timer unit 3	MTU0	MTIOC0A (input/ output) /MTIOC0A# (input/ output)	P31	✓	✓	✓	✓	✓	✓	×	✓	×
			PB3	✓	✓	✓	✓	✓	✓	✓	✓	✓
		MTIOC0B (input/ output) /MTIOC0B# (input/ output)	P30	✓	✓	✓	✓	✓	✓	×	✓	×
			PB2	✓	✓	✓	✓	✓	✓	✓	✓	✓
			PC0	✓	✓	×	×	×	×	×	×	×
		MTIOC0C (input/ output) /MTIOC0C# (input/ output)	P27	✓	✓	✓	✓	✓	✓	×	×	×
	PB1		✓	✓	✓	✓	✓	✓	✓	✓	✓	
	PC1		✓	✓	×	×	×	×	×	×	×	
	MTIOC0D (input/ output) /MTIOC0D# (input/ output)	PB0	✓	✓	✓	✓	✓	✓	✓	✓	✓	
		PC2	✓	✓	×	×	×	×	×	×	×	
	MTU1	MTIOC1A (input/ output) /MTIOC1A# (input/ output)	P27	✓	✓	✓	✓	✓	✓	×	×	×
			PA5	✓	✓	✓	✓	✓	✓	×	✓	✓
			PC6	✓	×	×	×	×	×	×	×	×
		MTIOC1B (input/ output) /MTIOC1B# (input/ output)	PA4	✓	✓	✓	✓	×	×	×	✓	×
	PC5		✓	×	×	×	×	×	×	×	×	
	MTU2	MTIOC2A (input/ output) /MTIOC2A# (input/ output)	P35	✓	×	×	×	×	×	×	×	×
			PA3	✓	✓	✓	✓	✓	✓	×	✓	✓
		MTIOC2B (input/ output) /MTIOC2B# (input/ output)	P34	✓	×	×	×	×	×	×	×	×
			PA2	✓	✓	✓	✓	×	×	×	✓	×
	MTU3	MTIOC3A (input/ output) /MTIOC3A# (input/ output)	P11	✓	✓	✓	✓	✓	✓	✓	✓	✓
			P33	✓	✓	✓	✓	×	×	✓	×	
		MTIOC3B (input/ output) /MTIOC3B# (input/ output)	P12	✓	✓	×	×	×	×	×	×	×
			P71	✓	✓	✓	✓	✓	✓	✓	✓	✓
		MTIOC3C (input/ output) /MTIOC3C# (input/ output)	P32	✓	✓	✓	✓	×	×	✓	×	
MTIOC3D (input/ output) /MTIOC3D# (input/ output)		P15	✓	✓	×	×	×	×	×	×	×	
	P74	✓	✓	✓	✓	✓	✓	✓	✓	✓		

Table 21.1 Functions Assigned to Each Multiplexed Pin (4/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package							
				With PGA pseudo differential input						Without PGA pseudo differential input	
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB
Multi-function timer unit 3	MTU4	MTIOC4A (input/ output) /MTIOC4A# (input/ output)	P13	✓	✓	×	×	×	×	×	×
			P72	✓	✓	✓	✓	✓	✓	✓	✓
		MTIOC4B (input/ output) /MTIOC4B# (input/ output)	P14	✓	✓	×	×	×	×	×	×
			P73	✓	✓	✓	✓	✓	✓	✓	✓
		MTIOC4C (input/ output) /MTIOC4C# (input/ output)	P16	✓	✓	×	×	×	×	×	×
			P75	✓	✓	✓	✓	✓	✓	✓	✓
	MTIOC4D (input/ output) /MTIOC4D# (input/ output)	P17	✓	✓	×	×	×	×	×	×	
		P76	✓	✓	✓	✓	✓	✓	✓	✓	
	MTU5	MTIC5U (input/ output) /MTIC5U# (input/ output)	P24	✓	✓	✓	✓	×	×	✓	×
			P82	✓	✓	✓	✓	×	×	✓	×
		MTIC5V (input/ output) /MTIC5V# (input/ output)	P23	✓	✓	✓	✓	×	×	✓	×
			P81	✓	✓	✓	✓	×	×	✓	×
MTIC5W (input/ output) /MTIC5W# (input/ output)		P22	✓	✓	✓	✓	✓	✓	✓	×	
		P80	✓	✓	✓	✓	×	×	✓	×	
MTU6	MTIOC6A (input/ output) /MTIOC6A# (input/ output)	PA1	✓	✓	✓	✓	×	×	✓	×	
		P95	✓	✓	✓	✓	✓	✓	✓	×	
	MTIOC6C (input/ output) /MTIOC6C# (input/ output)	PA0	✓	✓	✓	✓	×	×	✓	×	
		P92	✓	✓	✓	✓	✓	✓	✓	×	

Table 21.1 Functions Assigned to Each Multiplexed Pin (5/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package								
				With PGA pseudo differential input						Without PGA pseudo differential input		
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin	
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB	
Multi-function timer unit 3	MTU7	MTIOC7A (input/ output) /MTIOC7A# (input/ output)	P94	✓	✓	✓	✓	✓	✓	✓	✓	
		MTIOC7B (input/ output) /MTIOC7B# (input/ output)	P93	✓	✓	✓	✓	✓	✓	✓	✗	
		MTIOC7C (input/ output) /MTIOC7C# (input/ output)	P91	✓	✓	✓	✓	✓	✓	✓	✗	
		MTIOC7D (input/ output) /MTIOC7D# (input/ output)	P90	✓	✓	✓	✓	✓	✓	✓	✗	
Multi-function timer unit 3	MTU9	MTIOC9A (input/ output) /MTIOC9A# (input/ output)	P00	✓	✓	✓	✓	✓	✓	✓	✓	
			P21	✓	✓	✓	✓	✓	✓	✓	✗	
			P26	✓	✗	✗	✗	✗	✗	✗	✗	
			P35	✓	✗	✗	✗	✗	✗	✗	✗	
			PD7	✓	✓	✓	✓	✓	✓	✓	✓	
		MTIOC9B (input/ output)	P22	✓	✓	✓	✓	✓	✓	✓	✗	
		MTIOC9B (input/ output) /MTIOC9B# (input/ output)	P10	✓	✓	✓	✓	✓	✗	✓	✓	
			P34	✓	✗	✗	✗	✗	✗	✗	✗	
			PC4	✓	✗	✗	✗	✗	✗	✗	✗	
			PE0	✓	✓	✓	✓	✗	✗	✓	✗	
		MTIOC9C (input/ output) /MTIOC9C# (input/ output)	P01	✓	✓	✓	✓	✓	✓	✓	✗	
			P20	✓	✓	✓	✓	✓	✓	✓	✗	
			P25	✓	✗	✗	✗	✗	✗	✗	✗	
			PC6	✓	✗	✗	✗	✗	✗	✗	✗	
		MTIOC9C (input/ output) /MTIOC9C# (input/ output)	PD6	✓	✓	✓	✓	✓	✓	✓	✗	
			MTIOC9D (input/ output)	P11	✓	✓	✓	✓	✓	✓	✓	
			MTIOC9D (input/ output) /MTIOC9D# (input/ output)	PC3	✓	✗	✗	✗	✗	✗	✗	✗
				PC5	✓	✗	✗	✗	✗	✗	✗	✗
		PE1		✓	✓	✓	✓	✗	✗	✓	✗	
		PE5		✓	✓	✓	✓	✗	✗	✓	✗	
Multi-function timer unit 3	MTU	MTCLKA (input) /MTCLKA# (input)	P21	✓	✓	✓	✓	✓	✓	✓	✗	
			P33	✓	✓	✓	✓	✗	✗	✓	✗	
			PA7	✓	✗	✗	✗	✗	✗	✗	✗	
		MTCLKB (input) /MTCLKB# (input)	P20	✓	✓	✓	✓	✓	✓	✓	✗	
			P32	✓	✓	✓	✓	✗	✗	✓	✗	
			PA6	✓	✗	✗	✗	✗	✗	✗	✗	

Table 21.1 Functions Assigned to Each Multiplexed Pin (6/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package										
				With PGA pseudo differential input						Without PGA pseudo differential input				
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin			
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB			
Multi-function timer unit 3	MTU	MTCLKC (input) /MTCLKC# (input)	P11	✓	✓	✓	✓	✓	✓	✓	✓	✓		
			P31	✓	✓	✓	✓	✓	×	✓	×			
			PA7	✓	×	×	×	×	×	×	×			
			PE4	✓	✓	✓	✓	✓	×	✓	×			
		MTCLKD (input) /MTCLKD# (input)	P10	✓	✓	✓	✓	✓	×	✓	✓			
			P22	✓	✓	✓	✓	✓	✓	✓	×			
			P30	✓	✓	✓	✓	✓	×	✓	×			
			PA6	✓	×	×	×	×	×	×	×			
		ADSM0 (output)	PE3	✓	✓	✓	✓	✓	×	✓	×			
			PA7	✓	×	×	×	×	×	×	×			
			PB2	✓	✓	✓	✓	✓	✓	✓	✓			
		ADSM1 (output)	PC2	✓	✓	×	×	×	×	×	×			
			PA6	✓	×	×	×	×	×	×	×			
			PB1	✓	✓	✓	✓	✓	✓	✓	✓			
		General PWM timer	GPTW0	GTIOC0A (input/ output) /GTIOC0A# (input/ output)	P12	✓	✓	×	×	×	×	×	×	×
					P71	✓	✓	✓	✓	✓	✓	✓	✓	
PD2	✓				✓	✓	✓	✓	×	✓	×			
PD7	✓				✓	✓	✓	✓	✓	✓	✓			
PG1	✓				✓	×	×	×	×	×	×			
GTIOC0B (input/ output) /GTIOC0B# (input/ output)	P15			✓	✓	×	×	×	×	×	×			
	P74			✓	✓	✓	✓	✓	✓	✓	✓			
	PD1			✓	✓	×	✓	×	×	✓	×			
GPTW1	GTIOC1A (input/ output) /GTIOC1A# (input/ output)		PD6	✓	✓	✓	✓	✓	✓	✓	×			
			PG2	✓	✓	×	×	×	×	×	×			
			P13	✓	✓	×	×	×	×	×	×			
			P72	✓	✓	✓	✓	✓	✓	✓	✓			
			PD0	✓	✓	×	✓	×	×	✓	×			
	GTIOC1B (input/ output) /GTIOC1B# (input/ output)		PD5	✓	✓	✓	✓	✓	✓	✓	✓			
			PK2	✓	×	×	×	×	×	×	×			
			P16	✓	✓	×	×	×	×	×	×			
			P75	✓	✓	✓	✓	✓	✓	✓	✓			
			PB7	✓	✓	×	✓	×	×	✓	×			
			PD4	✓	✓	✓	✓	✓	✓	✓	×			
			PG0	✓	✓	×	×	×	×	×	×			

Table 21.1 Functions Assigned to Each Multiplexed Pin (7/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package								
				With PGA pseudo differential input						Without PGA pseudo differential input		
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin	
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB	
General PWM timer	GPTW2	GTIOC2A (input/ output) /GTIOC2A# (input/ output)	P14	✓	✓	×	×	×	×	×	×	×
			P73	✓	✓	✓	✓	✓	✓	✓	✓	✓
			PB6	✓	✓	✓	✓	✓	✓	✓	✓	✓
			PD3	✓	✓	✓	✓	✓	✓	✓	✓	✓
			PK0	✓	×	×	×	×	×	×	×	×
		GTIOC2B (input/ output) /GTIOC2B# (input/ output)	P17	✓	✓	×	×	×	×	×	×	×
			P76	✓	✓	✓	✓	✓	✓	✓	✓	✓
			PB5	✓	✓	✓	✓	✓	✓	✓	✓	✓
			PD2	✓	✓	✓	✓	✓	×	✓	×	×
			PK1	✓	×	×	×	×	×	×	×	×
	GPTW3	GTIOC3A (input/ output) /GTIOC3A# (input/ output)	P32	✓	✓	✓	✓	×	×	✓	×	
			PD1	✓	✓	×	✓	×	×	✓	×	
			PD7	✓	✓	✓	✓	✓	✓	✓	✓	
			PE5	✓	✓	✓	✓	×	×	✓	×	
		GTIOC3B (input/ output) /GTIOC3B# (input/ output)	P11	✓	✓	✓	✓	✓	✓	✓	✓	
			P33	✓	✓	✓	✓	×	×	✓	×	
			PD0	✓	✓	×	✓	×	×	✓	×	
			PD6	✓	✓	✓	✓	✓	✓	✓	×	
	GPTW4	GTIOC4A (input/ output) /GTIOC4A# (input/ output)	P71	✓	✓	✓	✓	✓	✓	✓	✓	
			P95	✓	✓	✓	✓	✓	✓	✓	×	
GTIOC4B (input/ output) /GTIOC4B# (input/ output)		P74	✓	✓	✓	✓	✓	✓	✓	✓		
		P92	✓	✓	✓	✓	✓	✓	✓	×		
GPTW5	GTIOC5A (input/ output) /GTIOC5A# (input/ output)	P72	✓	✓	✓	✓	✓	✓	✓	✓		
		P94	✓	✓	✓	✓	✓	✓	✓	✓		
	GTIOC5B (input/ output) /GTIOC5B# (input/ output)	P75	✓	✓	✓	✓	✓	✓	✓	✓		
		P91	✓	✓	✓	✓	✓	✓	✓	×		
GPTW6	GTIOC6A (input/ output) /GTIOC6A# (input/ output)	P73	✓	✓	✓	✓	✓	✓	✓	✓		
		P93	✓	✓	✓	✓	✓	✓	✓	×		
	GTIOC6B (input/ output) /GTIOC6B# (input/ output)	P76	✓	✓	✓	✓	✓	✓	✓	✓		
		P90	✓	✓	✓	✓	✓	✓	✓	×		

Table 21.1 Functions Assigned to Each Multiplexed Pin (8/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package									
				With PGA pseudo differential input						Without PGA pseudo differential input			
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin		
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB		
General PWM timer	GPTW7	GTIOC7A (input/ output) /GTIOC7A# (input/ output)	P12	✓	✓	✗	✗	✗	✗	✗	✗	✗	
			P95	✓	✓	✓	✓	✓	✓	✓	✓	✗	
		GTIOC7B (input/ output) /GTIOC7B# (input/ output)	P15	✓	✓	✗	✗	✗	✗	✗	✗	✗	✗
			P92	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗
	GPTW8	GTIOC8A (input/ output) /GTIOC8A# (input/ output)	P13	✓	✓	✗	✗	✗	✗	✗	✗	✗	✗
			P94	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		GTIOC8B (input/ output) /GTIOC8B# (input/ output)	P16	✓	✓	✗	✗	✗	✗	✗	✗	✗	✗
			P91	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗
	GPTW9	GTIOC9A (input/ output) /GTIOC9A# (input/ output)	P14	✓	✓	✗	✗	✗	✗	✗	✗	✗	✗
			P93	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗
		GTIOC9B (input/ output) /GTIOC9B# (input/ output)	P17	✓	✓	✗	✗	✗	✗	✗	✗	✗	✗
			P90	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗
GPTW	GTETRGA (input)	P01	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	
		P11	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
		P70	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	
		P96	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	
		PB4	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
		PD5	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
		PE3	✓	✓	✓	✓	✓	✓	✗	✓	✓	✗	
		PE4	✓	✓	✓	✓	✓	✓	✗	✓	✓	✗	
		PE6	✓	✗	✗	✗	✗	✗	✗	✗	✗	✗	
		PF3	✓	✗	✗	✗	✗	✗	✗	✗	✗	✗	
		PG2	✓	✓	✗	✗	✗	✗	✗	✗	✗	✗	
		GTETRGB (input)	P01	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗
	P10		✓	✓	✓	✓	✓	✓	✗	✓	✓	✓	
	P34		✓	✗	✗	✗	✗	✗	✗	✗	✗	✗	
	P70		✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	
	P96		✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	
	PB4		✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
	PD4		✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	
	PE3		✓	✓	✓	✓	✓	✓	✗	✓	✓	✗	
	PE4	✓	✓	✓	✓	✓	✓	✗	✓	✓	✗		
	PE5	✓	✓	✓	✓	✗	✗	✓	✓	✗			
	PE6	✓	✗	✗	✗	✗	✗	✗	✗	✗			
	PF2	✓	✗	✗	✗	✗	✗	✗	✗	✗			

Table 21.1 Functions Assigned to Each Multiplexed Pin (9/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package										
				With PGA pseudo differential input						Without PGA pseudo differential input				
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin			
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB			
General PWM timer	GPTW	GTETRGC (input)	P01	✓	✓	✓	✓	✓	✓	✓	✓	✗		
			P11	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
			P70	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	
			P96	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	
			PB4	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
			PD3	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
			PE3	✓	✓	✓	✓	✓	✓	✗	✓	✓	✗	
			PE4	✓	✓	✓	✓	✓	✓	✗	✓	✓	✗	
			PE6	✓	✗	✗	✗	✗	✗	✗	✗	✗	✗	
			PF1	✓	✗	✗	✗	✗	✗	✗	✗	✗	✗	
		GTETRGD (input)	P01	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	
			P10	✓	✓	✓	✓	✓	✓	✗	✓	✓	✓	
			P70	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	
			P96	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	
			PB4	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
			PE3	✓	✓	✓	✓	✓	✓	✗	✓	✓	✗	
			PE4	✓	✓	✓	✓	✓	✓	✗	✓	✓	✗	
			PE5	✓	✓	✓	✓	✗	✗	✗	✓	✓	✗	
			PE6	✓	✗	✗	✗	✗	✗	✗	✗	✗	✗	
			PF0	✓	✗	✗	✗	✗	✗	✗	✗	✗	✗	
		GTADSM0 (output)	P35	✓	✗	✗	✗	✗	✗	✗	✗	✗	✗	
			PA3	✓	✓	✓	✓	✓	✓	✗	✓	✓	✓	
			PA7	✓	✗	✗	✗	✗	✗	✗	✗	✗	✗	
			PB2	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
			PC2	✓	✓	✗	✗	✗	✗	✗	✗	✗	✗	
		GTADSM1 (output)	P34	✓	✗	✗	✗	✗	✗	✗	✗	✗	✗	
			PA2	✓	✓	✓	✓	✗	✗	✗	✓	✓	✓	
			PA6	✓	✗	✗	✗	✗	✗	✗	✗	✗	✗	
			PB1	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
			PC1	✓	✓	✗	✗	✗	✗	✗	✗	✗	✗	
		Port output enable 3	POE0	POE0# (input)	P70	✓	✓	✓	✓	✓	✓	✓	✓	✗
			POE4	POE4# (input)	P96	✓	✓	✓	✓	✓	✓	✓	✓	✗
			POE8	POE8# (input)	PB4	✓	✓	✓	✓	✓	✓	✓	✓	✓
			POE9	POE9# (input)	P11	✓	✓	✓	✓	✓	✓	✓	✓	✓
					P27	✓	✓	✓	✓	✓	✓	✗	✗	✗
			POE10	POE10# (input)	PE2	✓	✓	✓	✓	✓	✓	✓	✓	✓
PE4	✓				✓	✓	✓	✓	✓	✗	✓	✗		
PE6	✓				✗	✗	✗	✗	✗	✗	✗	✗		
POE11	POE11# (input)		PE3	✓	✓	✓	✓	✓	✓	✗	✓	✗		
POE12	POE12# (input)		P01	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	
			P10	✓	✓	✓	✓	✓	✓	✗	✓	✓		
		PK2	✓	✗	✗	✗	✗	✗	✗	✗	✗			
POE13	POE13# (input)	PK1	✓	✗	✗	✗	✗	✗	✗	✗	✗			
POE14	POE14# (input)	PK0	✓	✗	✗	✗	✗	✗	✗	✗	✗			

Table 21.1 Functions Assigned to Each Multiplexed Pin (10/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package								
				With PGA pseudo differential input						Without PGA pseudo differential input		
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin	
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB	
8-bit timer	TMR0	TMO0 (output)	P33	✓	✓	✓	✓	×	×	✓	×	
			P35	✓	×	×	×	×	×	×	×	
			PB0	✓	✓	✓	✓	✓	✓	✓	✓	
			PD3	✓	✓	✓	✓	✓	✓	✓	✓	
		TMCi0 (input)	PB1	✓	✓	✓	✓	✓	✓	✓	✓	
			PD4	✓	✓	✓	✓	✓	✓	✓	×	
		TMRi0 (input)	PB2	✓	✓	✓	✓	✓	✓	✓	✓	
			PD5	✓	✓	✓	✓	✓	✓	✓	✓	
		TMR1	TMO1 (output)	PD6	✓	✓	✓	✓	✓	✓	✓	×
				PF0	✓	×	×	×	×	×	×	×
			TMCi1 (input)	PD2	✓	✓	✓	✓	✓	×	✓	×
				PE0	✓	✓	✓	✓	×	×	✓	×
	TMRi1 (input)	PD7	✓	✓	✓	✓	✓	✓	✓	✓		
	TMR2	TMO2 (output)	P23	✓	✓	✓	✓	×	×	✓	×	
			PA0	✓	✓	✓	✓	×	×	✓	×	
			PA7	✓	×	×	×	×	×	×	×	
			PD1	✓	✓	×	✓	×	×	✓	×	
		TMCi2 (input)	P24	✓	✓	✓	✓	×	×	✓	×	
	TMRi2 (input)	P22	✓	✓	✓	✓	✓	✓	✓	×		
	TMR3	TMO3 (output)	P11	✓	✓	✓	✓	✓	✓	✓	✓	
			PF2	✓	×	×	×	×	×	×	×	
		TMCi3 (input)	PA5	✓	✓	✓	✓	✓	×	✓	✓	
		TMRi3 (input)	P10	✓	✓	✓	✓	✓	×	✓	✓	
	TMR4	TMO4 (output)	P22	✓	✓	✓	✓	✓	✓	✓	×	
			P34	✓	×	×	×	×	×	×	×	
			P82	✓	✓	✓	✓	×	×	✓	×	
			PA1	✓	✓	✓	✓	×	×	✓	×	
			PD2	✓	✓	✓	✓	✓	×	✓	×	
		TMCi4 (input)	P21	✓	✓	✓	✓	✓	✓	✓	×	
			P81	✓	✓	✓	✓	×	×	✓	×	
		TMRi4 (input)	P20	✓	✓	✓	✓	✓	✓	✓	×	
	P80		✓	✓	✓	✓	×	×	✓	×		
	TMR5	TMO5 (output)	PE1	✓	✓	✓	✓	×	×	✓	×	
			PF1	✓	×	×	×	×	×	×	×	
		TMCi5 (input)	PE0	✓	✓	✓	✓	×	×	✓	×	
		TMRi5 (input)	PD7	✓	✓	✓	✓	✓	✓	✓	✓	
TMR6	TMO6 (output)	P24	✓	✓	✓	✓	×	×	✓	×		
		P32	✓	✓	✓	✓	×	×	✓	×		
		PA6	✓	×	×	×	×	×	×	×		
		PD0	✓	✓	×	✓	×	×	✓	×		
	TMCi6 (input)	P30	✓	✓	✓	✓	✓	×	✓	×		
		PD4	✓	✓	✓	✓	✓	✓	✓	×		
	TMRi6 (input)	P31	✓	✓	✓	✓	✓	×	✓	×		
PD5		✓	✓	✓	✓	✓	✓	✓	✓			

Table 21.1 Functions Assigned to Each Multiplexed Pin (11/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package								
				With PGA pseudo differential input						Without PGA pseudo differential input		
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin	
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB	
8-bit timer	TMR7	TMO7 (output)	PA2	✓	✓	✓	✓	×	×	✓	×	
			PF3	✓	×	×	×	×	×	×	×	
		TMC17 (input)	PA4	✓	✓	✓	✓	×	×	✓	×	
		TMR17 (input)	PA3	✓	✓	✓	✓	✓	×	✓	✓	
Serial communications interface	SCI1	RXD1 (input) /SMISO1 (input/ output) /SSCL1 (input/ output)	P34	✓	×	×	×	×	×	×	×	×
			PC3	✓	×	×	×	×	×	×	×	×
			PD5	✓	✓	✓	✓	✓	✓	✓	✓	✓
		TXD1 (output) /SMOSI1 (input/ output) /SSDA1 (input/ output)	P35	✓	×	×	×	×	×	×	×	×
			PC4	✓	×	×	×	×	×	×	×	×
			PD3	✓	✓	✓	✓	✓	✓	✓	✓	✓
		SCK1 (input/output)	P25	✓	×	×	×	×	×	×	×	×
			PD4	✓	✓	✓	✓	✓	✓	✓	✓	×
	CTS1# (input) /RTS1# (output) /SS1# (input)	P26	✓	×	×	×	×	×	×	×	×	
		PD6	✓	✓	✓	✓	✓	✓	✓	✓	×	
	SCI5	RXD5 (input) /SMISO5 (input/ output) /SSCL5 (input/ output)	PB6	✓	✓	✓	✓	✓	✓	✓	✓	✓
			PE0	✓	✓	✓	✓	×	×	✓	×	
			PK0	✓	×	×	×	×	×	×	×	
		TXD5 (output) /SMOSI5 (input/ output) /SSDA5 (input/ output)	PB5	✓	✓	✓	✓	✓	✓	✓	✓	✓
			PD7	✓	✓	✓	✓	✓	✓	✓	✓	✓
			PK1	✓	×	×	×	×	×	×	×	
		SCK5 (input/output)	PB7	✓	✓	×	✓	×	×	✓	×	
			PD2	✓	✓	✓	✓	✓	×	✓	×	
	PK2		✓	×	×	×	×	×	×	×		
	CTS5# (input) /RTS5# (output) /SS5# (input)	PB4	✓	✓	✓	✓	✓	✓	✓	✓		
		PE1	✓	✓	✓	✓	×	×	✓	×		
	SCI6	RXD6 (input) /SMISO6 (input/ output) /SSCL6 (input/ output)	P80	✓	✓	✓	✓	×	×	✓	×	
			PA5	✓	✓	✓	✓	✓	×	✓	✓	
			PB1	✓	✓	✓	✓	✓	✓	✓	✓	
TXD6 (output) /SMOSI6 (input/ output) /SSDA6 (input/ output)		P81	✓	✓	✓	✓	×	×	✓	×		
		PB0	✓	✓	✓	✓	✓	✓	✓	✓		
		PB2	✓	✓	✓	✓	✓	✓	✓	✓		
SCK6 (input/output)		P82	✓	✓	✓	✓	×	×	✓	×		
		PA4	✓	✓	✓	✓	×	×	✓	×		
		PB3	✓	✓	✓	✓	✓	✓	✓	✓		
CTS6# (input) /RTS6# (output) /SS6# (input)		P10	✓	✓	✓	✓	✓	×	✓	✓		
	PA2	✓	✓	✓	✓	×	×	✓	×			

Table 21.1 Functions Assigned to Each Multiplexed Pin (12/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package								
				With PGA pseudo differential input						Without PGA pseudo differential input		
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin	
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB	
Serial communications interface	SCI8	RXD8 (input) /SMISO8 (input/ output) /SSCL8 (input/ output)	P22	✓	✓	✓	✓	✓	✓	✓	✓	✗
			PA5	✓	✓	✓	✓	✓	✗	✓	✗	
			PC0	✓	✓	✗	✗	✗	✗	✗	✗	
			PD1	✓	✓	✗	✓	✗	✗	✓	✗	
		TXD8 (output) /SMOSI8 (input/ output) /SSDA8 (input/ output)	P21	✓	✓	✓	✓	✓	✓	✓	✓	✗
			P23	✓	✓	✓	✓	✗	✗	✓	✗	
			PA4	✓	✓	✓	✓	✗	✗	✓	✗	
			PC1	✓	✓	✗	✗	✗	✗	✗	✗	
		SCK8 (input/output)	PD0	✓	✓	✗	✓	✗	✗	✓	✗	
			P20	✓	✓	✓	✓	✓	✓	✓	✗	
			P24	✓	✓	✓	✓	✗	✗	✓	✗	
			P30	✓	✓	✓	✓	✓	✗	✓	✗	
			PA3	✓	✓	✓	✓	✓	✗	✓	✗	
			PC2	✓	✓	✗	✗	✗	✗	✗	✗	
		CTS8# (input) /RTS8# (output) /SS8# (input)	PD2	✓	✓	✓	✓	✓	✗	✓	✗	
			P20	✓	✓	✓	✓	✓	✓	✓	✗	
			P24	✓	✓	✓	✓	✗	✗	✓	✗	
			P30	✓	✓	✓	✓	✓	✗	✓	✗	
	P35		✓	✗	✗	✗	✗	✗	✗	✗		
	P96		✓	✓	✓	✓	✓	✓	✓	✗		
	SCI9	RXD9 (input) /SMISO9 (input/ output) /SSCL9 (input/ output)	PK1	✓	✗	✗	✗	✗	✗	✗	✗	
			P00	✓	✓	✓	✓	✓	✓	✓	✓	
			PA2	✓	✓	✓	✓	✗	✗	✓	✗	
			PG0	✓	✓	✗	✗	✗	✗	✗	✗	
			TXD9 (output) /SMOSI9 (input/ output) /SSDA9 (input/ output)	P01	✓	✓	✓	✓	✓	✓	✓	✗
				PA1	✓	✓	✓	✓	✗	✗	✓	✗
		PA3		✓	✓	✓	✓	✓	✗	✓	✓	
		PG1		✓	✓	✗	✗	✗	✗	✗	✗	
		SCK9 (input/output)	PA0	✓	✓	✓	✓	✗	✗	✓	✗	
			PE4	✓	✓	✓	✓	✓	✗	✓	✗	
PE5			✓	✓	✓	✓	✗	✗	✓	✗		
PG2			✓	✓	✗	✗	✗	✗	✗	✗		
CTS9# (input) /RTS9# (output) /SS9# (input)	P34	✓	✗	✗	✗	✗	✗	✗	✗			
	P70	✓	✓	✓	✓	✓	✓	✓	✗			
	PE3	✓	✓	✓	✓	✓	✗	✓	✗			
	PE5	✓	✓	✓	✓	✗	✗	✓	✗			
	PK2	✓	✗	✗	✗	✗	✗	✗	✗			

Table 21.1 Functions Assigned to Each Multiplexed Pin (13/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package							
				With PGA pseudo differential input						Without PGA pseudo differential input	
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB
Serial communications interface	SCI11	RXD11 (input) /SMISO11 (input/ output) /SSCL11 (input/ output)	PA1	✓	✓	✓	✓	×	×	✓	×
			PA7	✓	×	×	×	×	×	×	×
			PB6	✓	✓	✓	✓	✓	✓	✓	✓
			PC6	✓	×	×	×	×	×	×	×
			PD5	✓	✓	✓	✓	✓	✓	✓	✓
			PF1	✓	×	×	×	×	×	×	×
		TXD11 (output) /SMOSI11 (input/ output) /SSDA11 (input/ output)	PA0	✓	✓	✓	✓	×	×	✓	×
			PA6	✓	×	×	×	×	×	×	×
			PB5	✓	✓	✓	✓	✓	✓	✓	✓
			PC5	✓	×	×	×	×	×	×	×
			PD3	✓	✓	✓	✓	✓	✓	✓	✓
			PF0	✓	×	×	×	×	×	×	×
		SCK11 (input/ output)	PA2	✓	×	✓	✓*1	×	×	✓*1	×
			PB4	✓	✓	✓	✓	✓	✓	✓	✓
			PB7	✓	✓	×	✓	×	×	✓	×
			PD4	✓	✓	✓	✓	✓	✓	✓	×
			PF2	✓	×	×	×	×	×	×	×
		CTS11# (input) /RTS11# (output) /SS11# (input)	PB0	✓	✓	✓	✓	✓	✓	✓	✓
	PB4		✓	✓	✓	✓	✓	✓	✓	✓	
	PD6		✓	✓	✓	✓	✓	✓	✓	×	
	PF3		✓	×	×	×	×	×	×	×	
	SCI12	RXD12 (input) /SMISO12 (input/ output) /SSCL12 (input/ output) /RXDX12 (input)	P00	✓	✓	✓	✓	✓	✓	✓	✓
			P22	✓	✓	✓	✓	✓	✓	✓	×
			P80	✓	✓	✓	✓	×	×	✓	×
			PA7	✓	×	×	×	×	×	×	×
			PB6	✓	✓	✓	✓	✓	✓	✓	✓
			PC3	✓	×	×	×	×	×	×	×
		TXD12 (output) /SMOSI12 (input/ output) /SSDA12 (input/ output) /TXDX12 (output) /SIOX12 (input/ output)	P01	✓	✓	✓	✓	✓	✓	✓	×
P21			✓	✓	✓	✓	✓	✓	✓	×	
P23			✓	✓	✓	✓	×	×	✓	×	
P81			✓	✓	✓	✓	×	×	✓	×	
PA6			✓	×	×	×	×	×	×	×	
PB5			✓	✓	✓	✓	✓	✓	✓	✓	
SCK12 (input/ output)		PC4	✓	×	×	×	×	×	×	×	
		P82	✓	✓	✓	✓	×	×	✓	×	
CTS12# (input) /RTS12# (output) /SS12# (input)		PB7	✓	✓	×	✓	×	×	✓	×	
		PE1	✓	✓	✓	✓	×	×	✓	×	
I ² C bus interface		SCL0 (input/output)	PB1	✓	✓	✓	✓	✓	✓	✓	✓
		SDA0 (input/output)	PB2	✓	✓	✓	✓	✓	✓	✓	✓

Table 21.1 Functions Assigned to Each Multiplexed Pin (14/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package									
				With PGA pseudo differential input						Without PGA pseudo differential input			
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin		
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB		
USB 2.0FS host/ function module	USB0	USB0_VBUS (input)	PC0	✓	×	×	×	×	×	×	×	×	
			PD2	✓	×	✓	×	×	×	×	×	×	
		USB0_EXICEN (output)	PA0	✓	×	✓	×	×	×	×	×	×	
			PC1	✓	×	×	×	×	×	×	×	×	
		USB0_VBUSEN (output)	PA0	✓	×	✓	×	×	×	×	×	×	
			PC1	✓	×	×	×	×	×	×	×	×	
			PB5	✓	×	✓	×	×	×	×	×	×	
		USB0_OVRCURA (input)	PA1	✓	×	✓	×	×	×	×	×	×	
			PB6	✓	×	✓	×	×	×	×	×	×	
			PC2	✓	×	×	×	×	×	×	×	×	
		USB0_OVRCURB (input)	P34	✓	×	×	×	×	×	×	×	×	
			PB4	✓	×	✓	×	×	×	×	×	×	
			PB7	✓	×	×	×	×	×	×	×	×	
			PE0	✓	×	✓	×	×	×	×	×	×	
		USB0_ID (input)	PA1	✓	×	✓	×	×	×	×	×	×	
			PC2	✓	×	×	×	×	×	×	×	×	
		CAN module	CAN0	CTX0 (output)	P23	✓	✓	✓	✓	×	×	✓	×
					PA0	✓	✓	✓	✓	×	×	✓	×
PA6	✓				×	×	×	×	×	×	×		
PB5	✓				✓	✓	✓	✓	✓	✓	✓		
PC5	✓				×	×	×	×	×	×	×		
PD7	✓				✓	✓	✓	✓	✓	✓	✓		
PF2	✓				×	×	×	×	×	×	×		
CRX0 (input)	P22				✓	✓	✓	✓	✓	✓	✓	×	
	PA1			✓	✓	✓	✓	×	×	✓	×		
	PA7			✓	×	×	×	×	×	×	×		
	PB6			✓	✓	✓	✓	✓	✓	✓	✓		
	PC6			✓	×	×	×	×	×	×	×		
	PE0			✓	✓	✓	✓	×	×	✓	×		
PF3	✓			×	×	×	×	×	×	×			

Table 21.1 Functions Assigned to Each Multiplexed Pin (15/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package							
				With PGA pseudo differential input						Without PGA pseudo differential input	
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin
With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB				
Serial peripheral interface	RSPCKA (input/ output)	P20	✓	✓	✓	✓	✓	✓	✓	✓	✗
		P24	✓	✓	✓	✓	✗	✗	✓	✗	
		PA4	✓	✓	✓	✓	✗	✗	✓	✗	
		PB3	✓	✓	✓	✓	✓	✓	✓	✓	
		PD0	✓	✓	✗	✓	✗	✗	✓	✗	
	MOSIA (input/ output)	P21	✓	✓	✓	✓	✓	✓	✓	✓	✗
		P23	✓	✓	✓	✓	✗	✗	✓	✗	
		PB0	✓	✓	✓	✓	✓	✓	✓	✓	
		PD2	✓	✓	✓	✓	✓	✗	✓	✗	
	MISOA (input/ output)	P22	✓	✓	✓	✓	✓	✓	✓	✓	✗
		PA5	✓	✓	✓	✓	✓	✗	✓	✓	
		PD1	✓	✓	✗	✓	✗	✗	✓	✗	
	SSLA0 (input/ output)	P30	✓	✓	✓	✓	✓	✗	✓	✗	
		PA3	✓	✓	✓	✓	✓	✗	✓	✓	
		PD6	✓	✓	✓	✓	✓	✓	✓	✗	
	SSLA1 (output)	P31	✓	✓	✓	✓	✓	✗	✓	✗	
		PA2	✓	✓	✓	✓	✗	✗	✓	✗	
		PD7	✓	✓	✓	✓	✓	✓	✓	✓	
	SSLA2 (output)	P32	✓	✓	✓	✓	✗	✗	✓	✗	
		PA1	✓	✓	✓	✓	✗	✗	✓	✗	
		PE0	✓	✓	✓	✓	✗	✗	✓	✗	
	SSLA3 (output)	P33	✓	✓	✓	✓	✗	✗	✓	✗	
		PA0	✓	✓	✓	✓	✗	✗	✓	✗	
		PE1	✓	✓	✓	✓	✗	✗	✓	✗	
	12-bit A/D converter	AN000 (input)*2	P40	✓	✓	✓	✓	✓	✓	✓	✓
			P41	✓	✓	✓	✓	✓	✓	✓	✓
		AN002 (input)*2	P42	✓	✓	✓	✓	✓	✓	✓	✓
P43			✓	✓	✓	✓	✓	✗	✓	✓	
AN004 (input)*2		PH1	✓	✗	✗	✗	✗	✗	✗	✗	
		PH2	✓	✗	✗	✗	✗	✗	✗	✗	
AN006 (input)*2		PH3	✓	✗	✗	✗	✗	✗	✗	✗	
		PH0	✓	✓	✓	✓	✓	✓	✗	✗	
ADTRG0# (input)		P20	✓	✓	✓	✓	✓	✓	✓	✗	
		PA1	✓	✓	✓	✓	✗	✗	✓	✗	
		PA4	✓	✓	✓	✓	✗	✗	✓	✗	
ADST0 (output)		P26	✓	✗	✗	✗	✗	✗	✗	✗	
		PD6	✓	✓	✓	✓	✓	✓	✓	✗	
		PE5	✓	✓	✓	✓	✗	✗	✓	✗	
PGAVSS0 (input)*2		PH0	✓	✓	✓	✓	✓	✓	✗	✗	
AN100 (input)*2		P44	✓	✓	✓	✓	✓	✓	✓	✓	
AN101 (input)*2		P45	✓	✓	✓	✓	✓	✓	✓	✗	
AN102 (input)*2	P46	✓	✓	✓	✓	✓	✓	✓	✗		
AN103 (input)*2	P47	✓	✓	✓	✓	✓	✗	✓	✗		
AN104 (input)*2	PH5	✓	✗	✗	✗	✗	✗	✗	✗		

Table 21.1 Functions Assigned to Each Multiplexed Pin (16/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package									
				With PGA pseudo differential input						Without PGA pseudo differential input			
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin		
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB		
12-bit A/D converter		AN105 (input)*2	PH6	✓	×	×	×	×	×	×	×	×	
		AN106 (input)*2	PH7	✓	×	×	×	×	×	×	×	×	
		AN107 (input)*2	PH4	✓	✓	✓	✓	✓	✓	×	×	×	
		ADTRG1# (input)	P21	✓	✓	✓	✓	✓	✓	✓	✓	×	×
			PA5	✓	✓	✓	✓	✓	×	✓	✓	✓	✓
		ADST1 (output)	P00	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
			P25	✓	×	×	×	×	×	×	×	×	×
		PGAVSS1 (input)*2	PH4	✓	✓	✓	✓	✓	✓	✓	×	×	×
		AN200 (input)*2	P52	✓	✓	✓	✓	✓	✓	✓	✓	✓	×
		AN201 (input)*2	P53	✓	✓	✓	✓	✓	✓	✓	✓	✓	×
		AN202 (input)*2	P54	✓	✓	✓	✓	✓	✓	✓	✓	✓	×
		AN203 (input)*2	P55	✓	✓	✓	✓	✓	×	✓	✓	✓	×
		AN204 (input)*2	P50	✓	×	×	×	×	×	×	✓	✓	×
		AN205 (input)*2	P51	✓	×	×	×	×	×	×	✓	✓	×
		AN206 (input)*2	P60	✓	✓	✓	✓	×	×	✓	✓	✓	×
		AN207 (input)*2	P61	✓	✓	✓	✓	×	×	✓	✓	✓	×
		AN208 (input)*2	P62	✓	✓	✓	✓	✓	×	✓	✓	✓	✓
		AN209 (input)*2	P63	✓	✓	✓	✓	×	×	✓	✓	✓	×
		AN210 (input)*2	P64	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		AN211 (input)*2	P65	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		AN216 (input)*2	P20	✓	✓	✓	✓	✓	✓	✓	✓	✓	×
		AN217 (input)*2	P21	✓	✓	✓	✓	✓	✓	✓	✓	✓	×
		ADTRG2# (input)	P22	✓	✓	✓	✓	✓	✓	✓	✓	✓	×
PB0	✓		✓	✓	✓	✓	✓	✓	✓	✓	✓		
ADST2 (output)	P01	✓	✓	✓	✓	✓	✓	✓	✓	✓	×		
	PC4	✓	×	×	×	×	×	×	×	×	×		
12-bit D/A converter		DA0 (output)*2	P64	✓	✓	✓	✓	✓	✓	✓	✓	✓	
		DA1 (output)*2	P65	✓	✓	✓	✓	✓	✓	✓	✓	✓	
Clock frequency accuracy measurement circuit		CACREF (input)	P00	✓	✓	✓	✓	✓	✓	✓	✓	✓	
			P23	✓	✓	✓	✓	×	×	✓	✓	×	
			PB3	✓	✓	✓	✓	✓	✓	✓	✓	✓	
Comparator	COMP0 (output)		P00	✓	✓	✓	✓	✓	✓	✓	✓	✓	
			P24	✓	✓	✓	✓	×	×	✓	✓	×	
			PF3	✓	×	×	×	×	×	×	×	×	
			PG2	✓	✓	×	×	×	×	×	×	×	
	COMP1 (output)			P01	✓	✓	✓	✓	✓	✓	✓	✓	×
				P23	✓	✓	✓	✓	×	×	✓	✓	×
				PF2	✓	×	×	×	×	×	×	×	×
				PG1	✓	✓	×	×	×	×	×	×	×
	COMP2 (output)			P22	✓	✓	✓	✓	✓	✓	✓	✓	×
				PF1	✓	×	×	×	×	×	×	×	×
PG0				✓	✓	×	×	×	×	×	×	×	

Table 21.1 Functions Assigned to Each Multiplexed Pin (17/17)

Module/ Function	Channel	Pin Functions	Allocation Port	Package							
				With PGA pseudo differential input						Without PGA pseudo differential input	
				144-pin	112-pin	100-pin	100-pin	80-pin	64-pin	100-pin	48-pin
				With USB	Without USB	With USB	Without USB	Without USB	Without USB	Without USB	Without USB
Comparator	COMP3 (output)	P30	✓	✓	✓	✓	✓	✓	×	✓	×
		P80	✓	✓	✓	✓	×	×	✓	×	
		PC0	✓	✓	×	×	×	×	×	×	
		PF0	✓	×	×	×	×	×	×	×	
		PK2	✓	×	×	×	×	×	×	×	
	COMP4 (output)	P20	✓	✓	✓	✓	✓	✓	✓	✓	×
		P81	✓	✓	✓	✓	×	×	✓	×	
		PC1	✓	✓	×	×	×	×	×	×	
		PC3	✓	×	×	×	×	×	×	×	
		PK1	✓	×	×	×	×	×	×	×	
	COMP5 (output)	P21	✓	✓	✓	✓	✓	✓	✓	✓	×
		P82	✓	✓	✓	✓	×	×	✓	×	
		PC2	✓	✓	×	×	×	×	×	×	
		PC4	✓	×	×	×	×	×	×	×	
		PK0	✓	×	×	×	×	×	×	×	
	CVREFC0 (input)*2	PH3	✓	×	×	×	×	×	×	×	×
	CVREFC1 (input)*2	PH7	✓	×	×	×	×	×	×	×	×
	CMPC00 (input)*2	P40	✓	✓	✓	✓	✓	✓	✓	✓	✓
	CMPC01 (input)*2		✓	✓	✓	✓	✓	✓	✓	✓	
	CMPC02 (input)*2	P52	✓	✓	✓	✓	✓	✓	✓	✓	×
	CMPC03 (input)*2	P60	✓	✓	✓	✓	×	×	✓	✓	×
	CMPC10 (input)*2	P41	✓	✓	✓	✓	✓	✓	✓	✓	✓
	CMPC11 (input)*2		✓	✓	✓	✓	✓	✓	✓	✓	
	CMPC12 (input)*2	P53	✓	✓	✓	✓	✓	✓	✓	✓	×
	CMPC13 (input)*2	P61	✓	✓	✓	✓	×	×	✓	✓	×
	CMPC20 (input)*2	P42	✓	✓	✓	✓	✓	✓	✓	✓	✓
	CMPC21 (input)*2		✓	✓	✓	✓	✓	✓	✓	✓	
	CMPC22 (input)*2	P54	✓	✓	✓	✓	✓	✓	✓	✓	×
	CMPC23 (input)*2	P63	✓	✓	✓	✓	×	×	✓	✓	×
	CMPC30 (input)*2	P44	✓	✓	✓	✓	✓	✓	✓	✓	✓
	CMPC31 (input)*2		✓	✓	✓	✓	✓	✓	✓	✓	
	CMPC32 (input)*2	P55	✓	✓	✓	✓	✓	×	✓	✓	×
	CMPC33 (input)*2	P64	✓	✓	✓	✓	✓	✓	✓	✓	✓
CMPC40 (input)*2	P45	✓	✓	✓	✓	✓	✓	✓	✓	×	
CMPC41 (input)*2		✓	✓	✓	✓	✓	✓	✓	✓		
CMPC42 (input)*2	P50	✓	×	×	×	×	×	✓	✓	×	
CMPC43 (input)*2	P62	✓	✓	✓	✓	✓	×	✓	✓	✓	
CMPC50 (input)*2	P46	✓	✓	✓	✓	✓	✓	✓	✓	×	
CMPC51 (input)*2		✓	✓	✓	✓	✓	✓	✓	✓		
CMPC52 (input)*2	P51	✓	×	×	×	×	×	✓	✓	×	
CMPC53 (input)*2	P65	✓	✓	✓	✓	✓	✓	✓	✓	✓	

Note 1. This pin is only available on the products with 128K bytes of RAM.

Note 2. To use this pin function, set the corresponding pin as general input (set the PORTm.PDR.Bn and PORTm.PMR.Bn bits to 0).

21.2 Register Descriptions

The registers and bits of unsupported pins, depending on the package, are reserved. The write value to the reserved bits is the value after a reset.

21.2.1 Write-Protect Register (PWPR)

Address(es): 0008 C11Fh

b7	b6	b5	b4	b3	b2	b1	b0
B0WI	PFSWE	—	—	—	—	—	—

Value after reset: 1 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	PFSWE	PFS Register Write Enable	0: Writing to the PFS register is disabled 1: Writing to the PFS register is enabled	R/W
b7	B0WI	PFSWE Bit Write Disable	0: Writing to the PFSWE bit is enabled 1: Writing to the PFSWE bit is disabled	R/W

PFSWE Bit (PFS Register Write Enable)

Writing to PmnPFS register is enabled only when the PFSWE bit is set to 1.


To set the PFSWE bit to 1, write 1 to the PFSWE bit after writing 0 to the B0WI bit.

B0WI Bit (PFSWE Bit Write Disable)

Writing to the PFSWE bit is enabled only when the B0WI bit is set to 0.

21.2.2 P0n Pin Function Control Register (P0nPFS) (n = 0, 1)

Address(es): P00PFS 0008 C140h, P01PFS 0008 C141h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.2.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P00: IRQ2 (48/64/80/100/112/144 pin) P01: IRQ4 (64/80/100/112/144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

The port mn pin function control register (PmnPFS) selects the pin function. Bits PSEL[5:0] select the peripheral function which is assigned to bits.

The ISEL bit is set when a pin is used as an IRQ input pin. This setting can be used with the combination of the peripheral function, though IRQn (external pin interrupt) of the same number should not be enabled by two or more pins. The ASEL bit is set when a pin is used as an analog pin. When the pin is set as an analog pin by the ASEL bit, select the general I/O port by the port mode register (PORTm.PMR) and specify input by the port direction register (PORTm.PDR). The pin state cannot be read at this point, since the PmnPFS register is protected by the write-protect register (PWPR). Modify the register after releasing the protection.

The ISEL bit to which IRQn is not specified is reserved. The ASEL bit to which analog input/output is not specified is reserved.

Table 21.2 Register Settings for Input/Output Pin Function in 144-/112-/100-/80-/64-/48-Pin Products


PSEL[5:0] Settings	Pin	
	P00	P01*1
000000b (initial value)	Hi-Z	
000001b	MTIOC9A	MTIOC9C
000011b	MTIOC9A#	MTIOC9C#
000111b	CACREF	POE12#
001001b	ADST1	ADST2
001010b	RXD9 SMISO9 SSCL9	TXD9 SMOSI9 SSDA9
001100b	RXD12 SMISO12 SSCL12 RXDX12	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12
010100b	—	GTETRGA
010101b	—	GTETRGB
010110b	—	GTETRGC
010111b	—	GTETRGD
011110b	COMP0	COMP1

—: Do not specify this value.

Note 1. Not provided on the 48-pin products.

21.2.3 P1n Pin Function Control Registers (P1nPFS) (n = 0 to 7)

Address(es): P10PFS 0008 C148h, P11PFS 0008 C149h, P12PFS 0008 C14Ah, P13PFS 0008 C14Bh, P14PFS 0008 C14Ch, P15PFS 0008 C14Dh, P16PFS 0008 C14Eh, P17PFS 0008 C14Fh



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.3 to Table 21.5.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P10: IRQ0-DS (48/80/100/112/144 pin) P11: IRQ1-DS (48/64/80/100/112/144 pin) P12: IRQ9 (112/144 pin) P13: IRQ10 (112/144 pin) P14: IRQ11 (112/144 pin) P15: IRQ12 (112/144 pin) P16: IRQ13 (112/144 pin) P17: IRQ14 (112/144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 21.3 Register Settings for Input/Output Pin Function in 144-/112-Pin Products

PSEL[5:0] Settings	Pin							
	P10	P11	P12	P13	P14	P15	P16	P17
000000b (initial value)	Hi-Z							
000001b	MTIOC9B	MTIOC3A	MTIOC3B	MTIOC4A	MTIOC4B	MTIOC3D	MTIOC4C	MTIOC4D
000010b	MTCLKD	MTCLKC	—	—	—	—	—	—
000011b	MTIOC9B#	MTIOC3A#	MTIOC3B#	MTIOC4A#	MTIOC4B#	MTIOC3D#	MTIOC4C#	MTIOC4D#
000100b	MTCLKD#	MTCLKC#	—	—	—	—	—	—
000101b	TMRI3	TMO3	—	—	—	—	—	—
000111b	POE12#	POE9#	—	—	—	—	—	—
001000b	—	MTIOC9D	—	—	—	—	—	—
001010b	CTS6# RTS6# SS6#	—	—	—	—	—	—	—
010100b	—	GTIOC3B	GTIOC0A	GTIOC1A	GTIOC2A	GTIOC0B	GTIOC1B	GTIOC2B
010101b	GTETRGB	GTETRGA	GTIOC7A	GTIOC8A	GTIOC9A	GTIOC7B	GTIOC8B	GTIOC9B
010110b	—	GTIOC3B#	GTIOC0A#	GTIOC1A#	GTIOC2A#	GTIOC0B#	GTIOC1B#	GTIOC2B#
010111b	GTETRGD	GTETRGC	GTIOC7A#	GTIOC8A#	GTIOC9A#	GTIOC7B#	GTIOC8B#	GTIOC9B#

—: Do not specify this value.

Table 21.4 Register Settings for Input/Output Pin Function in 100-/80-/48-Pin Products

PSEL[5:0] Settings	Pin	
	P10	P11
000000b (initial value)	Hi-Z	
000001b	MTIOC9B	MTIOC3A
000010b	MTCLKD	MTCLKC
000011b	MTIOC9B#	MTIOC3A#
000100b	MTCLKD#	MTCLKC#
000101b	TMRI3	TMO3
000111b	POE12#	POE9#
001000b	—	MTIOC9D
001010b	CTS6# RTS6# SS6#	—
010100b	—	GTIOC3B
010101b	GTETRGB	GTETRGA
010110b	—	GTIOC3B#
010111b	GTETRGD	GTETRGC


—: Do not specify this value.

Table 21.5 Register Settings for Input/Output Pin Function in 64-Pin Products

PSEL[5:0] Settings	Pin
	P11
000000b (initial value)	Hi-Z
000001b	MTIOC3A
000010b	MTCLKC
000011b	MTIOC3A#
000100b	MTCLKC#
000101b	TMO3
000111b	POE9#
001000b	MTIOC9D
010100b	GTIOC3B
010101b	GTETRGA
010110b	GTIOC3B#
010111b	GTETRGC

21.2.4 P2n Pin Function Control Registers (P2nPFS) (n = 0 to 7)

Address(es): P20PFS 0008 C150h, P21PFS 0008 C151h, P22PFS 0008 C152h, P23PFS 0008 C153h,
P24PFS 0008 C154h, P25PFS 0008 C155h, P26PFS 0008 C156h, P27PFS 0008 C157h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.6 to Table 21.10.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P20: IRQ7-DS (64/80/100/112/144 pin) P21: IRQ6-DS (64/80/100/112/144 pin) P22: IRQ10 (64/80/100/112/144 pin) P23: IRQ11 (100/112/144 pin) P24: IRQ4 (100/112/144 pin) P25: IRQ10 (144 pin) P26: IRQ11 (144 pin) P27: IRQ15 (80/100*1/112/144 pin)	R/W
b7	ASEL	Analog Function Select	0: Used other than as analog pin. 1: Used as analog pin. P20: AN216 (64/80/100/112/144 pin) P21: AN217 (64/80/100/112/144 pin)	R/W

Note 1. This is only enabled for products with PGA pseudo differential input.

Table 21.6 Register Settings for Input/Output Pin Function in 144-Pin Products

PSEL[5:0] Settings	Pin							
	P20	P21	P22	P23	P24	P25	P26	P27
000000b (initial value)	Hi-Z							
000001b	MTIOC9C	MTIOC9A	MTIC5W	MTIC5V	MTIC5U	MTIOC9C	MTIOC9A	MTIOC1A
000010b	MTCLKB	MTCLKA	MTCLKD	—	—	—	—	MTIOC0C
000011b	MTIOC9C#	MTIOC9A#	MTIC5W#	MTIC5V#	MTIC5U#	MTIOC9C#	MTIOC9A#	MTIOC1A#
000100b	MTCLKB#	MTCLKA#	MTCLKD#	—	—	—	—	MTIOC0C#
000101b	TMRI4	TMC14	TMRI2	TMO2	TMC12	—	—	—
000110b	—	—	TMO4	—	TMO6	—	—	—
000111b	—	—	—	CACREF	—	—	—	POE9#
001000b	—	—	MTIOC9B	—	—	—	—	—
001001b	ADTRG0#	ADTRG1#	ADTRG2#	—	—	ADST1	ADST0	—
001010b	CTS8# RTS8# SS8#	TXD8 SMOSI8 SSDA8	RXD8 SMISO8 SSCL8	TXD8 SMOSI8 SSDA8	CTS8# RTS8# SS8#	SCK1	CTS1# RTS1# SS1#	—
001011b	SCK8	—	—	—	SCK8	—	—	—
001100b	—	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	RXD12 SMISO12 SSCL12 RXDX12	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	—	—	—	—
001101b	RSPCKA	MOSIA	MISOA	MOSIA	RSPCKA	—	—	—
010000b	—	—	CRX0	CTX0	—	—	—	—
011110b	COMP4	COMP5	COMP2	COMP1	COMP0	—	—	—

—: Do not specify this value.

Table 21.7 Register Settings for Input/Output Pin Function in 112-/100-Pin Products with PGA Pseudo Differential Input

PSEL[5:0] Settings	Pin					
	P20	P21	P22	P23	P24	P27
000000b (initial value)	Hi-Z					
000001b	MTIOC9C	MTIOC9A	MTIC5W	MTIC5V	MTIC5U	MTIOC1A
000010b	MTCLKB	MTCLKA	MTCLKD	—	—	MTIOC0C
000011b	MTIOC9C#	MTIOC9A#	MTIC5W#	MTIC5V#	MTIC5U#	MTIOC1A#
000100b	MTCLKB#	MTCLKA#	MTCLKD#	—	—	MTIOC0C#
000101b	TMRI4	TMCI4	TMRI2	TMO2	TMCI2	—
000110b	—	—	TMO4	—	TMO6	—
000111b	—	—	—	CACREF	—	POE9#
001000b	—	—	MTIOC9B	—	—	—
001001b	ADTRG0#	ADTRG1#	ADTRG2#	—	—	—
001010b	CTS8# RTS8# SS8#	TXD8 SMOSI8 SSDA8	RXD8 SMISO8 SSCL8	TXD8 SMOSI8 SSDA8	CTS8# RTS8# SS8#	—
001011b	SCK8	—	—	—	SCK8	—
001100b	—	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	RXD12 SMISO12 SSCL12 RXDX12	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	—	—
001101b	RSPCKA	MOSIA	MISOA	MOSIA	RSPCKA	—
010000b	—	—	CRX0	CTX0	—	—
011110b	COMP4	COMP5	COMP2	COMP1	COMP0	—

—: Do not specify this value.

Table 21.8 Register Settings for Input/Output Pin Function in 100-Pin Products without PGA Pseudo Differential Input

PSEL[5:0] Settings	Pin				
	P20	P21	P22	P23	P24
000000b (initial value)	Hi-Z				
000001b	MTIOC9C	MTIOC9A	MTIC5W	MTIC5V	MTIC5U
000010b	MTCLKB	MTCLKA	MTCLKD	—	—
000011b	MTIOC9C#	MTIOC9A#	MTIC5W#	MTIC5V#	MTIC5U#
000100b	MTCLKB#	MTCLKA#	MTCLKD#	—	—
000101b	TMRI4	TMCI4	TMRI2	TMO2	TMCI2
000110b	—	—	TMO4	—	TMO6
000111b	—	—	—	CACREF	—
001000b	—	—	MTIOC9B	—	—
001001b	ADTRG0#	ADTRG1#	ADTRG2#	—	—
001010b	CTS8# RTS8# SS8#	TXD8 SMOSI8 SSDA8	RXD8 SMISO8 SSCL8	TXD8 SMOSI8 SSDA8	CTS8# RTS8# SS8#
001011b	SCK8	—	—	—	SCK8
001100b	—	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	RXD12 SMISO12 SSCL12 RXDX12	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	—
001101b	RSPCKA	MOSIA	MISOA	MOSIA	RSPCKA
010000b	—	—	CRX0	CTX0	—
011110b	COMP4	COMP5	COMP2	COMP1	COMP0

—: Do not specify this value.

Table 21.9 Register Settings for Input/Output Pin Function in 80-Pin Products

PSEL[5:0] Settings	Pin			
	P20	P21	P22	P27
000000b (initial value)	Hi-Z			
000001b	MTIOC9C	MTIOC9A	MTIC5W	MTIOC1A
000010b	MTCLKB	MTCLKA	MTCLKD	MTIOC0C
000011b	MTIOC9C#	MTIOC9A#	MTIC5W#	MTIOC1A#
000100b	MTCLKB#	MTCLKA#	MTCLKD#	MTIOC0C#
000101b	TMRI4	TMCI4	TMRI2	—
000110b	—	—	TMO4	—
000111b	—	—	—	POE9#
001000b	—	—	MTIOC9B	—
001001b	ADTRG0#	ADTRG1#	ADTRG2#	—
001010b	CTS8# RTS8# SS8#	TXD8 SMOSI8 SSDA8	RXD8 SMISO8 SSCL8	—
001011b	SCK8	—	—	—
001100b	—	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	RXD12 SMISO12 SSCL12 RXDX12	—
001101b	RSPCKA	MOSIA	MISOA	—
010000b	—	—	CRX0	—
011110b	COMP4	COMP5	COMP2	—

—: Do not specify this value.


Table 21.10 Register Settings for Input/Output Pin Function in 64-Pin Products

PSEL[5:0] Settings	Pin		
	P20	P21	P22
000000b (initial value)	Hi-Z		
000001b	MTIOC9C	MTIOC9A	MTIC5W
000010b	MTCLKB	MTCLKA	MTCLKD
000011b	MTIOC9C#	MTIOC9A#	MTIC5W#
000100b	MTCLKB#	MTCLKA#	MTCLKD#
000101b	TMRI4	TMCI4	TMRI2
000110b	—	—	TMO4
001000b	—	—	MTIOC9B
001001b	ADTRG0#	ADTRG1#	ADTRG2#
001010b	CTS8# RTS8# SS8#	TXD8 SMOSI8 SSDA8	RXD8 SMISO8 SSCL8
001011b	SCK8	—	—
001100b	—	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	RXD12 SMISO12 SSCL12 RXDX12
001101b	RSPCKA	MOSIA	MISOA
010000b	—	—	CRX0
011110b	COMP4	COMP5	COMP2

—: Do not specify this value.

21.2.5 P3n Pin Function Control Registers (P3nPFS) (n = 0 to 5)

Address(es): P30PFS 0008 C158h, P31PFS 0008 C159h, P32PFS 0008 C15Ah, P33PFS 0008 C15Bh, P34PFS 0008 C15Ch, P35PFS 0008 C15Dh



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.11 to Table 21.13.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P30: IRQ7 (80/100/112/144 pin) P31: IRQ6 (80/100/112/144 pin) P32: IRQ12-DS (100/112/144 pin) P33: IRQ13-DS (100/112/144 pin) P34: IRQ3 (144 pin) P35: IRQ6 (144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 21.11 Register Settings for Input/Output Pin Function in 144-Pin Products

PSEL[5:0] Settings	Pin					
	P30	P31	P32	P33	P34	P35
000000b (initial value)	Hi-Z					
000001b	MTIOC0B	MTIOC0A	MTIOC3C	MTIOC3A	MTIOC2B	MTIOC2A
000010b	MTCLKD	MTCLKC	MTCLKB	MTCLKA	MTIOC9B	MTIOC9A
000011b	MTIOC0B#	MTIOC0A#	MTIOC3C#	MTIOC3A#	MTIOC2B#	MTIOC2A#
000100b	MTCLKD#	MTCLKC#	MTCLKB#	MTCLKA#	MTIOC9B#	MTIOC9A#
000101b	TMC16	TMR16	TMO6	TMO0	TMO4	TMO0
001010b	SCK8	—	—	—	CTS9# RTS9# SS9#	CTS8# RTS8# SS8#
001011b	CTS8# RTS8# SS8#	—	—	—	RXD1 SMISO1 SSCL1	TXD1 SMOS11 SSDA1
001101b	SSLA0	SSLA1	SSLA2	SSLA3	—	—
010001b	—	—	—	—	USB0_OVRCURB	—
010100b	—	—	GTIOC3A	GTIOC3B	GTADSM1	GTADSM0
010101b	—	—	—	—	GTETRGB	—
010110b	—	—	GTIOC3A#	GTIOC3B#	—	—
011110b	COMP3	—	—	—	—	—

—: Do not specify this value.

Table 21.12 Register Settings for Input/Output Pin Function in 112-/100-Pin Products

PSEL[5:0] Settings	Pin			
	P30	P31	P32	P33
000000b (initial value)	Hi-Z			
000001b	MTIOC0B	MTIOC0A	MTIOC3C	MTIOC3A
000010b	MTCLKD	MTCLKC	MTCLKB	MTCLKA
000011b	MTIOC0B#	MTIOC0A#	MTIOC3C#	MTIOC3A#
000100b	MTCLKD#	MTCLKC#	MTCLKB#	MTCLKA#
000101b	TMCi6	TMRi6	TMO6	TMO0
001010b	SCK8	—	—	—
001011b	CTS8# RTS8# SS8#	—	—	—
001101b	SSLA0	SSLA1	SSLA2	SSLA3
010100b	—	—	GTIOC3A	GTIOC3B
010110b	—	—	GTIOC3A#	GTIOC3B#
011110b	COMP3	—	—	—

—: Do not specify this value.


Table 21.13 Register Settings for Input/Output Pin Function in 80-Pin Products

PSEL[5:0] Settings	Pin	
	P30	P31
000000b (initial value)	Hi-Z	
000001b	MTIOC0B	MTIOC0A
000010b	MTCLKD	MTCLKC
000011b	MTIOC0B#	MTIOC0A#
000100b	MTCLKD#	MTCLKC#
000101b	TMCi6	TMRi6
001010b	SCK8	—
001011b	CTS8# RTS8# SS8#	—
001101b	SSLA0	SSLA1
011110b	COMP3	—

—: Do not specify this value.

21.2.6 P4n Pin Function Control Registers (P4nPFS) (n = 0 to 7)

Address(es): P40PFS 0008 C160h, P41PFS 0008 C161h, P42PFS 0008 C162h, P43PFS 0008 C163h,
P44PFS 0008 C164h, P45PFS 0008 C165h, P46PFS 0008 C166h, P47PFS 0008 C167h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	ASEL	Analog Function Select	0: Used other than as analog pin. 1: Used as analog pin. P40: AN000, CMPC00, CMPC01 (48/64/80/100/112/144 pin) P41: AN001, CMPC10, CMPC11 (48/64/80/100/112/144 pin) P42: AN002, CMPC20, CMPC21 (48/64/80/100/112/144 pin) P43: AN003 (48/80/100/112/144 pin) P44: AN100, CMPC30, CMPC31 (48/64/80/100/112/144 pin) P45: AN101, CMPC40, CMPC41 (64/80/100/112/144 pin) P46: AN102, CMPC50, CMPC51 (64/80/100/112/144 pin) P47: AN103 (80/100/112/144 pin)	R/W

21.2.7 P5n Pin Function Control Registers (P5nPFS) (n = 0 to 5)

Address(es): P50PFS 0008 C168h, P51PFS 0008 C169h, P52PFS 0008 C16Ah, P53PFS 0008 C16Bh, P54PFS 0008 C16Ch, P55PFS 0008 C16Dh

b7	b6	b5	b4	b3	b2	b1	b0
ASEL	ISEL	—	—	—	—	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P52: IRQ0 (64/80/100/112/144 pin) P53: IRQ1 (64/80/100/112/144 pin) P54: IRQ2 (64/80/100/112/144 pin) P55: IRQ3 (80/100/112/144 pin)	R/W
b7	ASEL	Analog Function Select	0: Used other than as analog pin. 1: Used as analog pin. P50: AN204, CMPC42 (100*1/144 pin) P51: AN205, CMPC52 (100*1/144 pin) P52: AN200, CMPC02 (64/80/100/112/144 pin) P53: AN201, CMPC12 (64/80/100/112/144 pin) P54: AN202, CMPC22 (64/80/100/112/144 pin) P55: AN203, CMPC32 (80/100/112/144 pin)	R/W

Note 1. This is only enabled for products without PGA pseudo differential input.

21.2.8 P6n Pin Function Control Registers (P6nPFS) (n = 0 to 5)

Address(es): P60PFS 0008 C170h, P61PFS 0008 C171h, P62PFS 0008 C172h, P63PFS 0008 C173h, P64PFS 0008 C174h, P65PFS 0008 C175h

b7	b6	b5	b4	b3	b2	b1	b0
ASEL	ISEL	—	—	—	—	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P60: IRQ4 (100/112/144 pin) P61: IRQ5 (100/112/144 pin) P62: IRQ6 (48/80/100/112/144 pin) P63: IRQ7 (100/112/144 pin) P64: IRQ8 (48/64/80/100/112/144 pin) P65: IRQ9 (48/64/80/100/112/144 pin)	R/W
b7	ASEL	Analog Function Select	0: Used other than as analog pin. 1: Used as analog pin. P60: AN206, CMPC03 (100/112/144 pin) P61: AN207, CMPC13 (100/112/144 pin) P62: AN208, CMPC43 (48/80/100/112/144 pin) P63: AN209, CMPC23 (100/112/144 pin) P64: AN210, CMPC33, DA0 (48/64/80/100/112/144 pin) P65: AN211, CMPC53, DA1 (48/64/80/100/112/144 pin)	R/W

21.2.9 P7n Pin Function Control Registers (P7nPFS) (n = 0 to 6)

Address(es): P70PFS 0008 C178h, P71PFS 0008 C179h, P72PFS 0008 C17Ah, P73PFS 0008 C17Bh, P74PFS 0008 C17Ch, P75PFS 0008 C17Dh, P76PFS 0008 C17Eh



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.14.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P70: IRQ5-DS (64/80/100/112/144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 21.14 Register Settings for Input/Output Pin Function in 144-/112-/100-/80-/64-/48-Pin Products


PSEL[5:0] Settings	Pin						
	P70*1	P71	P72	P73	P74	P75	P76
000000b (initial value)	Hi-Z						
000001b	—	MTIOC3B	MTIOC4A	MTIOC4B	MTIOC3D	MTIOC4C	MTIOC4D
000011b	—	MTIOC3B#	MTIOC4A#	MTIOC4B#	MTIOC3D#	MTIOC4C#	MTIOC4D#
000111b	POE0#	—	—	—	—	—	—
001010b	CTS9# RTS9# SS9#	—	—	—	—	—	—
010100b	GTETRGA	GTIOC0A	GTIOC1A	GTIOC2A	GTIOC0B	GTIOC1B	GTIOC2B
010101b	GTETRGB	GTIOC4A	GTIOC5A	GTIOC6A	GTIOC4B	GTIOC5B	GTIOC6B
010110b	GTETRGC	GTIOC0A#	GTIOC1A#	GTIOC2A#	GTIOC0B#	GTIOC1B#	GTIOC2B#
010111b	GTETRGD	GTIOC4A#	GTIOC5A#	GTIOC6A#	GTIOC4B#	GTIOC5B#	GTIOC6B#

—: Do not specify this value.

Note 1. Not provided on the 48-pin products.

21.2.10 P8n Pin Function Control Registers (P8nPFS) (n = 0 to 2)

Address(es): P80PFS 0008 C180h, P81PFS 0008 C181h, P82PFS 0008 C182h




Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.15.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P80: IRQ5 (100/112/144 pin) P82: IRQ3 (100/112/144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 21.15 Register Settings for Input/Output Pin Function in 144-/112-/100-Pin Products

PSEL[5:0] Settings	Pin		
	P80	P81	P82
000000b (initial value)	Hi-Z		
000001b	MTIC5W	MTIC5V	MTIC5U
000011b	MTIC5W#	MTIC5V#	MTIC5U#
000101b	TMRI4	TMCi4	TMO4
001010b	RXD6 SMISO6 SSCL6	TXD6 SMOSI6 SSDA6	SCK6
001100b	RXD12 SMISO12 SSCL12 RXDX12	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	SCK12
011110b	COMP3	COMP4	COMP5

21.2.11 P9n Pin Function Control Registers (P9nPFS) (n = 0 to 6)

Address(es): P90PFS 0008 C188h, P91PFS 0008 C189h, P92PFS 0008 C18Ah, P93PFS 0008 C18Bh, P94PFS 0008 C18Ch, P95PFS 0008 C18Dh, P96PFS 0008 C18Eh



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.16 and Table 21.17.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P96: IRQ4-DS (64/80/100/112/144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 21.16 Register Settings for Input/Output Pin Function in 144-/112-/100-/80-/64-Pin Products

PSEL[5:0] Settings	Pin						
	P90	P91	P92	P93	P94	P95	P96
000000b (initial value)	Hi-Z						
000001b	MTIOC7D	MTIOC7C	MTIOC6D	MTIOC7B	MTIOC7A	MTIOC6B	—
000011b	MTIOC7D#	MTIOC7C#	MTIOC6D#	MTIOC7B#	MTIOC7A#	MTIOC6B#	—
000111b	—	—	—	—	—	—	POE4#
001010b	—	—	—	—	—	—	CTS8# RTS8# SS8#
010100b	GTIOC6B	GTIOC5B	GTIOC4B	GTIOC6A	GTIOC5A	GTIOC4A	GTETRGA
010101b	GTIOC9B	GTIOC8B	GTIOC7B	GTIOC9A	GTIOC8A	GTIOC7A	GTETRGB
010110b	GTIOC6B#	GTIOC5B#	GTIOC4B#	GTIOC6A#	GTIOC5A#	GTIOC4A#	GTETRGC
010111b	GTIOC9B#	GTIOC8B#	GTIOC7B#	GTIOC9A#	GTIOC8A#	GTIOC7A#	GTETRGD


—: Do not specify this value.

Table 21.17 Register Settings for Input/Output Pin Function in 48-Pin Products

PSEL[5:0] Settings	Pin
	P94
000000b (initial value)	Hi-Z
000001b	MTIOC7A
000011b	MTIOC7A#
010100b	GTIOC5A
010101b	GTIOC8A
010110b	GTIOC5A#
010111b	GTIOC8A#

21.2.12 PAn Pin Function Control Registers (PAnPFS) (n = 0 to 7)

Address(es): PA0PFS 0008 C190h, PA1PFS 0008 C191h, PA2PFS 0008 C192h, PA3PFS 0008 C193h, PA4PFS 0008 C194h, PA5PFS 0008 C195h, PA6PFS 0008 C196h, PA7PFS 0008 C197h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.18 to Table 21.20.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin PA1: IRQ14-DS (100/112/144 pin) PA5: IRQ1 (48/80/100/112/144 pin) PA6: IRQ7 (144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 21.18 Register Settings for Input/Output Pin Function in 144-Pin Products

PSEL[5:0] Settings	Pin							
	PA0	PA1	PA2	PA3	PA4	PA5	PA6	PA7
000000b (initial value)	Hi-Z							
000001b	MTIOC6C	MTIOC6A	MTIOC2B	MTIOC2A	MTIOC1B	MTIOC1A	MTCLKB	MTCLKA
000010b	—	—	—	—	—	—	MTCLKD	MTCLKC
000011b	MTIOC6C#	MTIOC6A#	MTIOC2B#	MTIOC2A#	MTIOC1B#	MTIOC1A#	MTCLKB#	MTCLKA#
000100b	—	—	—	—	—	—	MTCLKD#	MTCLKC#
000101b	TMO2	TMO4	TMO7	TMRI7	TMCI7	TMCI3	TMO6	TMO2
001001b	—	ADTRG0#	—	—	ADTRG0#	ADTRG1#	ADSM1	ADSM0
001010b	SCK9	TXD9 SMOSI9 SSDA9	CTS6# RTS6# SS6#	TXD9 SMOSI9 SSDA9	SCK6	RXD6 SMISO6 SSCL6	—	—
001011b	TXD11 SMOSI11 SSDA11	RXD11 SMISO11 SSCL11	RXD9 SMISO9 SSCL9	SCK8	TXD8 SMOSI8 SSDA8	RXD8 SMISO8 SSCL8	TXD11 SMOSI11 SSDA11	RXD11 SMISO11 SSCL11
001100b	—	—	SCK11	—	—	—	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	RXD12 SMISO12 SSCL12 RXDX12
001101b	SSLA3	SSLA2	SSLA1	SSLA0	RSPCKA	MISOA	—	—
010000b	CTX0	CRX0	—	—	—	—	CTX0	CRX0
010001b	USB0_EXICEN	USB0_ID	—	—	—	—	—	—
010010b	USB0_VBUS EN	USB0_OVRCURA	—	—	—	—	—	—
010100b	—	—	GTADSM1	GTADSM0	—	—	GTADSM1	GTADSM0

—: Do not specify this value.

Table 21.19 Register Settings for Input/Output Pin Function in 112-/100-Pin Products

PSEL[5:0] Settings	Pin					
	PA0	PA1	PA2	PA3	PA4	PA5
000000b (initial value)	Hi-Z					
000001b	MTIOC6C	MTIOC6A	MTIOC2B	MTIOC2A	MTIOC1B	MTIOC1A
000011b	MTIOC6C#	MTIOC6A#	MTIOC2B#	MTIOC2A#	MTIOC1B#	MTIOC1A#
000101b	TMO2	TMO4	TMO7	TMRI7	TMCI7	TMCI3
001001b	—	ADTRG0#	—	—	ADTRG0#	ADTRG1#
001010b	SCK9	TXD9 SMOSI9 SSDA9	CTS6# RTS6# SS6#	TXD9 SMOSI9 SSDA9	SCK6	RXD6 SMISO6 SSCL6
001011b	TXD11 SMOSI11 SSDA11	RXD11 SMISO11 SSCL11	RXD9 SMISO9 SSCL9	SCK8	TXD8 SMOSI8 SSDA8	RXD8 SMISO8 SSCL8
001100b	—	—	SCK11*1	—	—	—
001101b	SSLA3	SSLA2	SSLA1	SSLA0	RSPCKA	MISOA
010000b	CTX0	CRX0	—	—	—	—
010001b	USB0_EXICE N	USB0_ID	—	—	—	—
010010b	USB0_VBUS EN	USB0_OVRC URA	—	—	—	—
010100b	—	—	GTADSM1	GTADSM0	—	—

—: Do not specify this value.

Note 1. This pin is only available on the products with 128 Kbytes of RAM.


Table 21.20 Register Settings for Input/Output Pin Function in 80-/48-Pin Products

PSEL[5:0] Settings	Pin	
	PA3	PA5
000000b (initial value)	Hi-Z	
000001b	MTIOC2A	MTIOC1A
000011b	MTIOC2A#	MTIOC1A#
000101b	TMRI7	TMCI3
001001b	—	ADTRG1#
001010b	TXD9 SMOSI9 SSDA9	RXD6 SMISO6 SSCL6
001011b	SCK8	RXD8 SMISO8 SSCL8
001101b	SSLA0	MISOA
010100b	GTADSM0	—

—: Do not specify this value.

21.2.13 P_B_n Pin Function Control Registers (P_B_nPFS) (n = 0 to 7)

Address(es): PB0PFS 0008 C198h, PB1PFS 0008 C199h, PB2PFS 0008 C19Ah, PB3PFS 0008 C19Bh, PB4PFS 0008 C19Ch, PB5PFS 0008 C19Dh, PB6PFS 0008 C19Eh, PB7PFS 0008 C19Fh



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.21 and Table 21.22.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQ _n input pin 1: Used as IRQ _n input pin PB0: IRQ8 (48/64/80/100/112/144 pin) PB1: IRQ4 (48/64/80/100/112/144 pin) PB3: IRQ9 (48/64/80/100/112/144 pin) PB4: IRQ3-DS (48/64/80/100/112/144 pin) PB6: IRQ2 (48/64/80/100/112/144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 21.21 Register Settings for Input/Output Pin Function in 144-/112-/100-Pin Products

PSEL[5:0] Settings	Pin							
	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7*1
000000b (initial value)	Hi-Z							
000001b	MTIOC0D	MTIOC0C	MTIOC0B	MTIOC0A	—	—	—	—
000011b	MTIOC0D#	MTIOC0C#	MTIOC0B#	MTIOC0A#	—	—	—	—
000101b	TMO0	TMCIO	TMRI0	—	—	—	—	—
000111b	—	—	—	CACREF	POE8#	—	—	—
001001b	ADTRG2#	ADSM1	ADSM0	—	—	—	—	—
001010b	TXD6 SMOSI6 SSDA6	RXD6 SMISO6 SSCL6	TXD6 SMOSI6 SSDA6	SCK6	CTS5# RTS5# SS5#	TXD5 SMOSI5 SSDA5	RXD5 SMISO5 SSCL5	SCK5
001011b	CTS11# RTS11# SS11#	—	—	—	SCK11	TXD11 SMOSI11 SSDA11	RXD11 SMISO11 SSCL11	SCK11
001100b	—	—	—	—	CTS11# RTS11# SS11#	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	RXD12 SMISO12 SSCL12 RXDX12	SCK12
001101b	MOSIA	—	—	RSPCKA	—	—	—	—
001111b	—	SCL0	SDA0	—	—	—	—	—
010000b	—	—	—	—	—	CTX0	CRX0	—
010001b	—	—	—	—	USB0_OVRC URB	USB0_VBUS EN	USB0_OVRC URA	USB0_OVRC URB
010100b	—	GTADSM1	GTADSM0	—	GTETRGA	GTIOC2B	GTIOC2A	GTIOC1B
010101b	—	—	—	—	GTETRGB	—	—	—
010110b	—	—	—	—	GTETRGC	GTIOC2B#	GTIOC2A#	GTIOC1B#
010111b	—	—	—	—	GTETRGD	—	—	—

—: Do not specify this value.

Note 1. PB7 is not provided on the 100-pin products with USB.


Table 21.22 Register Settings for Input/Output Pin Function in 80-/64-/48-Pin Products

PSEL[5:0] Settings	Pin						
	PB0	PB1	PB2	PB3	PB4	PB5	PB6
000000b (initial value)	Hi-Z						
000001b	MTIOC0D	MTIOC0C	MTIOC0B	MTIOC0A	—	—	—
000011b	MTIOC0D#	MTIOC0C#	MTIOC0B#	MTIOC0A#	—	—	—
000101b	TMO0	TMCIO	TMRIO	—	—	—	—
000111b	—	—	—	CACREF	POE8#	—	—
001001b	ADTRG2#	ADSM1	ADSM0	—	—	—	—
001010b	TXD6 SMOSI6 SSDA6	RXD6 SMISO6 SSCL6	TXD6 SMOSI6 SSDA6	SCK6	CTS5# RTS5# SS5#	TXD5 SMOSI5 SSDA5	RXD5 SMISO5 SSCL5
001011b	CTS11# RTS11# SS11#	—	—	—	SCK11	TXD11 SMOSI11 SSDA11	RXD11 SMISO11 SSCL11
001100b	—	—	—	—	CTS11# RTS11# SS11#	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	RXD12 SMISO12 SSCL12 RXDX12
001101b	MOSIA	—	—	RSPCKA	—	—	—
001111b	—	SCL0	SDA0	—	—	—	—
010000b	—	—	—	—	—	CTX0	CRX0
010100b	—	GTADSM1	GTADSM0	—	GTETRGA	GTIOC2B	GTIOC2A
010101b	—	—	—	—	GTETRGB	—	—
010110b	—	—	—	—	GTETRC	GTIOC2B#	GTIOC2A#
010111b	—	—	—	—	GTETRGD	—	—

—: Do not specify this value.

21.2.14 PCn Pin Function Control Register (PCnPFS) (n = 0 to 6)

Address(es): PC0PFS 0008 C1A0h, PC1PFS 0008 C1A1h, PC2PFS 0008 C1A2h, PC3PFS 0008 C1A3h, PC4PFS 0008 C1A4h, PC5PFS 0008 C1A5h, PC6PFS 0008 C1A6h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.23 and Table 21.24.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin PC0: IRQ12 (112/144 pin) PC1: IRQ13 (112/144 pin) PC2: IRQ15 (112/144 pin) PC3: IRQ14 (144 pin) PC5: IRQ10-DS (144 pin) PC6: IRQ11-DS (144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 21.23 Register Settings for Input/Output Pin Function in 144-Pin Products

PSEL[5:0] Settings	Pin						
	PC0	PC1	PC2	PC3	PC4	PC5	PC6
000000b (initial value)	Hi-Z						
000001b	MTIOC0B	MTIOC0C	MTIOC0D	MTIOC9D	MTIOC9B	MTIOC1B	MTIOC1A
000010b	—	—	—	—	—	MTIOC9D	MTIOC9C
000011b	MTIOC0B#	MTIOC0C#	MTIOC0D#	MTIOC9D#	MTIOC9B#	MTIOC1B#	MTIOC1A#
000100b	—	—	—	—	—	MTIOC9D#	MTIOC9C#
001001b	—	ADSM1	ADSM0	—	ADST2	—	—
001010b	RXD8 SMISO8 SSCL8	TXD8 SMOSI8 SSDA8	SCK8	RXD1 SMISO1 SSCL1	TXD1 SMOSI1 SSDA1	—	—
001011b	—	—	—	—	—	TXD11 SMOSI11 SSDA11	RXD11 SMISO11 SSCL11
001100b	—	—	—	RXD12 SMISO12 SSCL12 RXDX12	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	—	—
010000b	—	—	—	—	—	CTX0	CRX0
010001b	USB0_VBUS	USB0_EXICEN	USB0_ID	—	—	—	—
010010b	—	USB0_VBUSEN	USB0_OVRCUR	—	—	—	—
010100b	—	GTADSM1	GTADSM0	—	—	—	—
011110b	COMP3	COMP4	COMP5	COMP4	COMP5	—	—

—: Do not specify this value.


Table 21.24 Register Settings for Input/Output Pin Function in 112-Pin Products

PSEL[5:0] Settings	Pin		
	PC0	PC1	PC2
000000b (initial value)	Hi-Z		
000001b	MTIOC0B	MTIOC0C	MTIOC0D
000011b	MTIOC0B#	MTIOC0C#	MTIOC0D#
001001b	—	ADSM1	ADSM0
001010b	RXD8 SMISO8 SSCL8	TXD8 SMOSI8 SSDA8	SCK8
010100b	—	GTADSM1	GTADSM0
011110b	COMP3	COMP4	COMP5

—: Do not specify this value.

21.2.15 PDn Pin Function Control Register (PDnPFS) (n = 0 to 7)

Address(es): PD0PFS 0008 C1A8h, PD1PFS 0008 C1A9h, PD2PFS 0008 C1AAh, PD3PFS 0008 C1ABh, PD4PFS 0008 C1ACh, PD5PFS 0008 C1ADh, PD6PFS 0008 C1AEh, PD7PFS 0008 C1AFh



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.25 to Table 21.28.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin PD4: IRQ2 (64/80/100/112/144 pin) PD5: IRQ6 (48/64/80/100/112/144 pin) PD6: IRQ5 (64/80/100/112/144 pin) PD7: IRQ8 (48/64/80/100/112/144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 21.25 Register Settings for Input/Output Pin Function in 144-/112-/100-Pin Products

PSEL[5:0] Settings	Pin							
	PD0*1	PD1*1	PD2	PD3	PD4	PD5	PD6	PD7
000000b (initial value)	Hi-Z							
000001b	—	—	—	—	—	—	MTIOC9C	MTIOC9A
000011b	—	—	—	—	—	—	MTIOC9C#	MTIOC9A#
000101b	TMO6	TMO2	TMC11	TMO0	TMC10	TMRI0	TMO1	TMRI1
000110b	—	—	TMO4	—	TMC16	TMRI6	—	TMRI5
001001b	—	—	—	—	—	—	ADST0	—
001010b	—	—	SCK5	TXD1 SMOSI1 SSDA1	SCK1	RXD1 SMISO1 SSCL1	CTS1# RTS1# SS1#	TXD5 SMOSI5 SSDA5
001011b	TXD8 SMOSI8 SSDA8	RXD8 SMISO8 SSCL8	SCK8	TXD11 SMOSI11 SSDA11	SCK11	RXD11 SMISO11 SSCL11	CTS11# RTS11# SS11#	—
001101b	RSPCKA	MISOA	MOSIA	—	—	—	SSLA0	SSLA1
010000b	—	—	—	—	—	—	—	CTX0
010001b	—	—	USB0_VBUS	—	—	—	—	—
010100b	GTIOC3B	GTIOC3A	GTIOC2B	GTIOC2A	GTIOC1B	GTIOC1A	GTIOC0B	GTIOC0A
010101b	GTIOC1A	GTIOC0B	GTIOC0A	GTETRGC	GTETRGB	GTETRGA	GTIOC3B	GTIOC3A
010110b	GTIOC3B#	GTIOC3A#	GTIOC2B#	GTIOC2A#	GTIOC1B#	GTIOC1A#	GTIOC0B#	GTIOC0A#
010111b	GTIOC1A#	GTIOC0B#	GTIOC0A#	—	—	—	GTIOC3B#	GTIOC3A#

—: Do not specify this value.

Note 1. PD1 and PD0 are not provided on the 100-pin products with USB.

Table 21.26 Register Settings for Input/Output Pin Function in 80-Pin Products

PSEL[5:0] Settings	Pin					
	PD2	PD3	PD4	PD5	PD6	PD7
000000b (initial value)	Hi-Z					
000001b	—	—	—	—	MTIOC9C	MTIOC9A
000011b	—	—	—	—	MTIOC9C#	MTIOC9A#
000101b	TMC1	TMO0	TMC10	TMRI0	TMO1	TMRI1
000110b	TMO4	—	TMC16	TMRI6	—	TMRI5
001001b	—	—	—	—	ADST0	—
001010b	SCK5	TXD1 SMOS1 SSDA1	SCK1	RXD1 SMISO1 SSCL1	CTS1# RTS1# SS1#	TXD5 SMOS15 SSDA5
001011b	SCK8	TXD11 SMOS11 SSDA11	SCK11	RXD11 SMISO11 SSCL11	CTS11# RTS11# SS11#	—
001101b	MOSIA	—	—	—	SSLA0	SSLA1
010000b	—	—	—	—	—	CTX0
010100b	GTIOC2B	GTIOC2A	GTIOC1B	GTIOC1A	GTIOC0B	GTIOC0A
010101b	GTIOC0A	GTETRGC	GTETRGB	GTETRGA	GTIOC3B	GTIOC3A
010110b	GTIOC2B#	GTIOC2A#	GTIOC1B#	GTIOC1A#	GTIOC0B#	GTIOC0A#
010111b	GTIOC0A#	—	—	—	GTIOC3B#	GTIOC3A#

—: Do not specify this value.

Table 21.27 Register Settings for Input/Output Pin Function in 64-Pin Products

PSEL[5:0] Settings	Pin				
	PD3	PD4	PD5	PD6	PD7
000000b (initial value)	Hi-Z				
000001b	—	—	—	MTIOC9C	MTIOC9A
000011b	—	—	—	MTIOC9C#	MTIOC9A#
000101b	TMO0	TMC10	TMRI0	TMO1	TMRI1
000110b	—	TMC16	TMRI6	—	TMRI5
001001b	—	—	—	ADST0	—
001010b	TXD1 SMOS1 SSDA1	SCK1	RXD1 SMISO1 SSCL1	CTS1# RTS1# SS1#	TXD5 SMOS15 SSDA5
001011b	TXD11 SMOS11 SSDA11	SCK11	RXD11 SMISO11 SSCL11	CTS11# RTS11# SS11#	—
001101b	—	—	—	SSLA0	SSLA1
010000b	—	—	—	—	CTX0
010100b	GTIOC2A	GTIOC1B	GTIOC1A	GTIOC0B	GTIOC0A
010101b	GTETRGC	GTETRGB	GTETRGA	GTIOC3B	GTIOC3A
010110b	GTIOC2A#	GTIOC1B#	GTIOC1A#	GTIOC0B#	GTIOC0A#
010111b	—	—	—	GTIOC3B#	GTIOC3A#

—: Do not specify this value.


Table 21.28 Register Settings for Input/Output Pin Function in 48-Pin Products

PSEL[5:0] Settings	Pin		
	PD3	PD5	PD7
000000b (initial value)	Hi-Z		
000001b	—	—	MTIOC9A
000011b	—	—	MTIOC9A#
000101b	TMO0	TMRI0	TMRI1
000110b	—	TMRI6	TMRI5
001010b	TXD1 SMOS11 SSDA1	RXD1 SMISO1 SSCL1	TXD5 SMOS15 SSDA5
001011b	TXD11 SMOS111 SSDA11	RXD11 SMISO11 SSCL11	—
001101b	—	—	SSLA1
010000b	—	—	CTX0
010100b	GTIOC2A	GTIOC1A	GTIOC0A
010101b	GTETRGC	GTETRGA	GTIOC3A
010110b	GTIOC2A#	GTIOC1A#	GTIOC0A#
010111b	—	—	GTIOC3A#

—: Do not specify this value.

21.2.16 PEn Pin Function Control Register (PEnPFS) (n = 0 to 6)

Address(es): PE0PFS 0008 C1B0h, PE1PFS 0008 C1B1h, PE2PFS 0008 C1B2h, PE3PFS 0008 C1B3h, PE4PFS 0008 C1B4h, PE5PFS 0008 C1B5h, PE6PFS 0008 C1B6h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.29 to Table 21.32.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin PE0: IRQ7 (100/112/144 pin) PE1: IRQ15 (100/112/144 pin) PE3: IRQ2-DS (80/100/112/144 pin) PE4: IRQ1 (80/100/112/144 pin) PE5: IRQ0 (100/112/144 pin) PE6: IRQ3 (144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 21.29 Register Settings for Input/Output Pin Function in 144-Pin Products

PSEL[5:0] Settings	Pin						
	PE0	PE1	PE2	PE3	PE4	PE5	PE6
000000b (initial value)	Hi-Z						
000001b	MTIOC9B	MTIOC9D	—	—	—	MTIOC9D	—
000010b	—	—	—	MTCLKD	MTCLKC	—	—
000011b	MTIOC9B#	MTIOC9D#	—	—	—	MTIOC9D#	—
000100b	—	—	—	MTCLKD#	MTCLKC#	—	—
000101b	TMCI1	TMO5	—	—	—	—	—
000110b	TMCI5	—	—	—	—	—	—
000111b	—	—	POE10#	POE11#	POE10#	—	POE10#
001001b	—	—	—	—	—	ADST0	—
001010b	RXD5 SMISO5 SSCL5	CTS5# RTS5# SS5#	—	CTS9# RTS9# SS9#	SCK9	SCK9	—
001011b	—	—	—	—	—	CTS9# RTS9# SS9#	—
001100b	—	CTS12# RTS12# SS12#	—	—	—	—	—
001101b	SSLA2	SSLA3	—	—	—	—	—
010000b	CRX0	—	—	—	—	—	—
010001b	USB0_OVRCU RB	—	—	—	—	—	—
010100b	—	—	—	GTETRGA	GTETRGA	GTIOC3A	GTETRGA
010101b	—	—	—	GTETRGB	GTETRGB	GTETRGB	GTETRGB
010110b	—	—	—	GTETRC	GTETRC	GTIOC3A#	GTETRC
010111b	—	—	—	GTETRGD	GTETRGD	GTETRGD	GTETRGD

—: Do not specify this value.

Table 21.30 Register Settings for Input/Output Pin Function in 112-/100-Pin Products

PSEL[5:0] Settings	Pin					
	PE0	PE1	PE2	PE3	PE4	PE5
000000b (initial value)	Hi-Z					
000001b	MTIOC9B	MTIOC9D	—	—	—	MTIOC9D
000010b	—	—	—	MTCLKD	MTCLKC	—
000011b	MTIOC9B#	MTIOC9D#	—	—	—	MTIOC9D#
000100b	—	—	—	MTCLKD#	MTCLKC#	—
000101b	TMCI1	TMO5	—	—	—	—
000110b	TMCI5	—	—	—	—	—
000111b	—	—	POE10#	POE11#	POE10#	—
001001b	—	—	—	—	—	ADST0
001010b	RXD5 SMISO5 SSCL5	CTS5# RTS5# SS5#	—	CTS9# RTS9# SS9#	SCK9	SCK9
001011b	—	—	—	—	—	CTS9# RTS9# SS9#
001100b	—	CTS12# RTS12# SS12#	—	—	—	—
001101b	SSLA2	SSLA3	—	—	—	—
010000b	CRX0	—	—	—	—	—
010001b	USB0_OVRCU RB	—	—	—	—	—
010100b	—	—	—	GTETRGA	GTETRGA	GTIOC3A
010101b	—	—	—	GTETRGB	GTETRGB	GTETRGB
010110b	—	—	—	GTETRGC	GTETRGC	GTIOC3A#
010111b	—	—	—	GTETRGD	GTETRGD	GTETRGD

—: Do not specify this value.

Table 21.31 Register Settings for Input/Output Pin Function in 80-Pin Products

PSEL[5:0] Settings	Pin		
	PE2	PE3	PE4
000000b (initial value)	Hi-Z		
000010b	—	MTCLKD	MTCLKC
000100b	—	MTCLKD#	MTCLKC#
000111b	POE10#	POE11#	POE10#
001010b	—	CTS9# RTS9# SS9#	SCK9
010100b	—	GTETRGA	GTETRGA
010101b	—	GTETRGB	GTETRGB
010110b	—	GTETRGC	GTETRGC
010111b	—	GTETRGD	GTETRGD


—: Do not specify this value.

Table 21.32 Register Settings for Input/Output Pin Function in 64-/48-Pin Products

PSEL[5:0] Settings	Pin
	PE2
000000b (initial value)	Hi-Z
000111b	POE10#

21.2.17 PFn Pin Function Control Register (PFnPFS) (n = 0 to 3)

Address(es): PF0PFS 0008 C1B8h, PF1PFS 0008 C1B9h, PF2PFS 0008 C1BAh, PF3PFS 0008 C1BBh



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.33.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin PF0: IRQ12 (144 pin) PF1: IRQ13 (144 pin) PF2: IRQ5 (144 pin) PF3: IRQ14 (144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W


Table 21.33 Register Settings for Input/Output Pin Function in 144-Pin Products

PSEL[5:0] Settings	Pin			
	PF0	PF1	PF2	PF3
000000b (initial value)	Hi-Z			
000101b	TMO1	TMO5	TMO3	TMO7
001011b	TXD11 SMOS11 SSDA11	RXD11 SMISO11 SSCL11	SCK11	CTS11# RTS11# SS11#
010000b	—	—	CTX0	CRX0
010100b	GTETRGD	GTETRGC	GTETRGB	GTETRGA
011110b	COMP3	COMP2	COMP1	COMP0

—: Do not specify this value.

21.2.18 P_G_n Pin Function Control Register (P_G_nPFS) (n = 0 to 2)

Address(es): PG0PFS 0008 C1C0h, PG1PFS 0008 C1C1h, PG2PFS 0008 C1C2h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.34.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin PG0: IRQ0 (112/144 pin) PG1: IRQ1 (112/144 pin) PG2: IRQ2 (112/144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W


Table 21.34 Register Settings for Input/Output Pin Function in 144-/112-Pin Products

PSEL[5:0] Settings	Pin		
	PG0	PG1	PG2
000000b (initial value)	Hi-Z		
001010b	RXD9 SMISO9 SSCL9	TXD9 SMOSI9 SSDA9	SCK9
010100b	—	—	GTETRGA
010101b	GTIOC1B	GTIOC0A	GTIOC0B
010111b	GTIOC1B#	GTIOC0A#	GTIOC0B#
011110b	COMP2	COMP1	COMP0

—: Do not specify this value.

21.2.19 PHn Pin Function Control Registers (PHnPFS) (n = 0 to 7)

Address(es): PH0PFS 0008 C1C8h, PH1PFS 0008 C1C9h, PH2PFS 0008 C1CAh, PH3PFS 0008 C1CBh, PH4PFS 0008 C1CCh, PH5PFS 0008 C1CDh, PH6PFS 0008 C1CEh, PH7PFS 0008 C1CFh




Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	ASEL	Analog Function Select	0: Used other than as analog pin. 1: Used as analog pin. PH0: AN007, PGAVSS0 (64/80/100*1/112/144 pin) PH1: AN004 (144 pin) PH2: AN005 (144 pin) PH3: AN006, CVREFC0 (144 pin) PH4: AN107, PGAVSS1 (64/80/100*1/112/144 pin) PH5: AN104 (144 pin) PH6: AN105 (144 pin) PH7: AN106, CVREFC1 (144 pin)	R/W

Note 1. This is only enabled for products with PGA pseudo differential input.

21.2.20 P_Kn Pin Function Control Register (P_KnPFS) (n = 0 to 2)

Address(es): PK0PFS 0008 C1D8h, PK1PFS 0008 C1D9h, PK2PFS 0008 C1DAh



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, see Table 21.35.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin PK0: IRQ15-DS (144 pin) PK1: IRQ8-DS (144 pin) PK2: IRQ9-DS (144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 21.35 Register Settings for Input/Output Pin Function in 144-Pin Products

PSEL[5:0] Settings	Pin		
	PK0	PK1	PK2
000000b (initial value)	Hi-Z		
000111b	POE14#	POE13#	POE12#
001010b	—	CTS8# RTS8# SS8#	CTS9# RTS9# SS9#
001011b	RXD5 SMISO5 SSCL5	TXD5 SMOSI5 SSDA5	SCK5
010101b	GTIOC2A	GTIOC2B	GTIOC1A
010111b	GTIOC2A#	GTIOC2B#	GTIOC1A#
011110b	COMP5	COMP4	COMP3

—: Do not specify this value.

21.2.21 CS Output Enable Register (PFCSE)

Address(es): 0008 C100h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	CS3E	CS2E	CS1E	CS0E

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	CS0E	CS0 Enable	0: Disables CSn# output. 1: Enables CSn# output.	R/W
b1	CS1E	CS1 Enable	(n = 0 to 3)	R/W
b2	CS2E	CS2 Enable		R/W
b3	CS3E	CS3 Enable		R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W


CSnE Bit (CSn Enable) (n = 0 to 3)

These bits enable or disable the corresponding pins to output the CSn# signal.

To enable output of the CSn# signal, set the corresponding CSnE bit in PFCSE to 1.

21.2.22 CS Output Pin Select Register 0 (PFCSS0)

Address(es): 0008 C102h



Bit	Symbol	Bit Name	Description	R/W
b0	CS0S	CS0# Output Pin Select	0: Set P96 as CS0# output pin 1: Set PC0 as CS0# output pin	R/W
b1	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3, b2	CS1S[1:0]	CS1# Output Pin Select	b3 b2 0 0: Set P80 as CS1# output pin 0 1: Set PK0 as CS1# output pin 1 0: Set PF1 as CS1# output pin 1 1: Set PC2 as CS1# output pin	R/W
b5, b4	CS2S[1:0]	CS2# Output Pin Select	b5 b4 0 0: Set P81 as CS2# output pin 0 1: Set P26 as CS2# output pin 1 X: Set PF2 as CS2# output pin	R/W
b6	CS3S	CS3# Output Pin Select	0: Set PF3 as CS3# output pin 1: Set P25 as CS3# output pin	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

X: Don't care

CS0S Bit (CS0# Output Pin Select)**CS3S Bit (CS3# Output Pin Select)****CSnS[1:0] Bits (CSn# Output Pin Select) (n = 1 to 2)**

When CSn# output is enabled (the PFCSE.CSNe bit = 1), the CSn# output pin is selected.

21.2.23 Address Output Enable Register 0 (PFAOE0)

Address(es): 0008 C104h


b7	b6	b5	b4	b3	b2	b1	b0
A15E	A14E	A13E	A12E	A11E	A10E	A9E	A8E

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	A8E	Address A8 Output Enable	0: Disables A8 output. 1: Enables A8 output.	R/W
b1	A9E	Address A9 Output Enable	0: Disables A9 output. 1: Enables A9 output.	R/W
b2	A10E	Address A10 Output Enable	0: Disables A10 output. 1: Enables A10 output.	R/W
b3	A11E	Address A11 Output Enable	0: Disables A11 output. 1: Enables A11 output.	R/W
b4	A12E	Address A12 Output Enable	0: Disables A12 output. 1: Enables A12 output.	R/W
b5	A13E	Address A13 Output Enable	0: Disables A13 output. 1: Enables A13 output.	R/W
b6	A14E	Address A14 Output Enable	0: Disables A14 output. 1: Enables A14 output.	R/W
b7	A15E	Address A15 Output Enable	0: Disables A15 output. 1: Enables A15 output.	R/W

21.2.24 Address Output Enable Register 1 (PFAOE1)

Address(es): 0008 C105h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	A16E	Address A16 Output Enable	0: Disables A16 output. 1: Enables A16 output.	R/W
b1	A17E	Address A17 Output Enable	0: Disables A17 output. 1: Enables A17 output.	R/W
b2	A18E	Address A18 Output Enable	0: Disables A18 output. 1: Enables A18 output.	R/W
b3	A19E	Address A19 Output Enable	0: Disables A19 output. 1: Enables A19 output.	R/W
b4	A20E	Address A20 Output Enable	0: Disables A20 output. 1: Enables A20 output.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

21.2.25 External Bus Control Register 0 (PFBCR0)

Address(es): 0008 C106h

b7	b6	b5	b4	b3	b2	b1	b0
—	WR1B C1E	—	DHE	BCLKO	—	ADRH MS	ADRLE
Value after reset:	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ADRLE	A0 to A7 Output Enable	[Products with 64 Kbytes of RAM] 0: Configures PB0, PA2, PF0, PB4 to PB7, and PD0 to PD2 as the I/O port pins. 1: Configures PB0, PA2, PF0, PB4 to PB7, and PD0 to PD2 as the external address bus A0 to A7. To select A0 outputs, refer to section 21.2.27, External Bus Control Register 2 (PFBCR2). [Products with 128 Kbytes of RAM] 0: Configures PB0, PA2, PF0, PA3 to PA5, PB0 to PB3, PB4 to PB7, and PD0 to PD2 as the I/O port pins. 1: Configures PB0, PA2, PF0, PA3 to PA5, PB0 to PB3, PB4 to PB7, and PD0 to PD2 as the external address bus A0 to A7. To select A0 outputs, refer to section 21.2.27, External Bus Control Register 2 (PFBCR2). For details, refer to Table 21.36, External Address Bus A1 to A7.	R/W
b1	ADRHMS	A12 to A20 Output Selection	[Products with 64 Kbytes of RAM] 0: Configures P65 to P60, and P55 to P53 as the external address bus A12 to A20. 1: Setting prohibited. [Products with 128 Kbytes of RAM] The combination of this bit and the PFBCR4.ADRHMS2 bit can select the pins for use with the external address bus. Refer to Table 21.37, External Address Bus A12 to A20.	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3	BCLKO	BCLK Forced Output	0: BCLK is not output when EXBE = 0 (initial value). 1: BCLK is output regardless of the setting of EXBE.	R/W
b4	DHE	D8 to D15 Output Enable	0: Disables the output of the external data bus D8 to D15 (Set as I/O port) 1: Enables the output of the external data bus D8 to D15 D8 to D10: P32 to P30 D11 to D15: Selects with the PFBCR2 register For details, refer to section 21.2.27, External Bus Control Register 2 (PFBCR2).	R/W
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	WR1BC1E	WR1#/BC1# Output Enable	0: Configures PE0 as the I/O port pin. 1: Configures PE0 as the WR1# or BC1# pin.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

BCLKO Bit (BCLK Forced Output)

This bit enables or disables forced output on the BCLK pin.

When this bit is set to 0, BCLK output is enabled or disabled according to the setting of the EXBE bit; when this bit is 1, BCLK is output regardless of the setting of the EXBE bit.

Note that if the bit is set to 1, BCLK is output regardless of the PMR register.

[Setting procedure]

Output enabled: PSTOP1 (stopped) → BCLKO = 1 → PSTOP1 (operating)

Output disabled: PSTOP1 (operating) → PSTOP1 (stopped) → BCLKO = 0

21.2.26 External Bus Control Register 1 (PFBCR1)

Address(es): 0008 C107h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	WAITS[1:0]	WAIT Select	b1 b0 0 0: Do not set P82, PE0, and P96 as the WAIT# input pin. 0 1: Configures P82 as the WAIT# input pin. 1 0: Configures PE0 as the WAIT# input pin. 1 1: Configures P96 as the WAIT# input pin.	R/W
b2	ALEOE	ALE Output Enable	0: Disables ALE pin output. 1: Enables ALE pin output.	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

WAITS[1:0] Bits (WAIT Select)


The port pin specified by the WAIT[1:0] bits becomes the WAIT# pin when the external bus is enabled. However, if the setting is WAITS[1:0] = 00, the pin is not specified. When the external wait is used, make sure that the WAIT# pin is specified to the value other than WAITS[1:0] = 00. In addition, if the specified port pin is not to be used as the WAIT# pin, the external wait enable bit (EWENB) in the CSn mode register (CSnMOD) can be cleared (disabling external wait) to make the pin available for use as a general input port pin or as an input or output pin for peripheral functions. If the specified WAIT# pin is not to be used as the WAIT input or as a general input port pin, pull the level on the WAIT# pin up or down.

ALEOE Bit (ALE Output Enable)

This bit enables or disables output of the ALE pin.

21.2.27 External Bus Control Register 2 (PFBCR2)


Address(es): 0008 C108h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b2	DHS	D11 to D15 Selection	0: P24 to P20 are set as pins D11 to D15 1: PG2 to PG0, and PK2, PK1 are set as pins D11 to D15	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5, b4	A0S[1:0]	A0/BC0# Selection	b5 b4 0 0: Configures PB0, PA2, and PF0 as the I/O port pins. 0 1: Configures PB0 as the A0 or BC0# pin. 1 0: Configures PA2 as the A0 or BC0# pin. 1 1: Configures PF0 as the A0 or BC0# pin.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

21.2.28 External Bus Control Register 3 (PFBCR3)

Address(es): 0008 C109h




Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	RDS	RD# Selection	0: Configures P11 as the RD# pin. 1: Configures PE6 as the RD# pin.	R/W
b7 to b1	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

21.2.29 External Bus Control Register 4 (PFBCR4)

Address(es): 0008 C10Ah



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b3	CS3S2	CS3# Output Pin Selection 2	0: Configures PF3 and P25 as the CS3# output pin. 1: Configures P27 as the CS3# output pin.	R/W
b4	ADRLMS	A1 to A7 Output Selection	Refer to Table 21.36	R/W
b5	—	Reserved	The write value should be 0.	R/W
b6	ADRHMS2	A12 to A20 Output Selection 2	Refer to Table 21.37	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Note: The PFBCR4 register is only available for products with 128 Kbytes of RAM.

Table 21.36 External Address Bus A1 to A7

ADRLMS bit	External Address Bus A1 to A7
0	Configures PB4 to PB7, and PD0 to PD2 as the external address bus A1 to A7.
1	Configures PA3 to PA5, and PB0 to PB3 as the external address bus A1 to A7.

Table 21.37 External Address Bus A12 to A20

ADRHMS2 bit	ADRHMS bit	External Address Bus A12 to A20
0	0	Configures P65 to P60, and P55 to P53 as the external address bus A12 to A20.
0	1	Configures P34, P35, PA6, PA7, PC1, PF1 to PF3, and PC4 as the external address bus A12 to A20.
1	X	Configures P63 to P60, and P55 to P53 as the external address bus A12 to A18.

21.3 How to Set the External Bus Interface

If the external bus interface is to be used, set the MPC registers according to Table 21.38 and then set the external bus enable bit (EXBE) in system control register 0 (SYSCR0) to 1.

Table 21.38 lists how to set up port pins to act as the external bus interface. For details on the relevant registers of the MPC, refer to section 21.2, Register Descriptions.

Table 21.38 How to Set the External Bus Interface (1/3)

Port	Output Signal	Products with 128 Kbytes of RAM		Products with 64 Kbytes of RAM	
		144-Pin	100-Pin	112-Pin	100-Pin
P00	A11	PFAOE0.A11E = 1		PFAOE0.A11E = 1	
P01	A10	PFAOE0.A10E = 1		PFAOE0.A10E = 1	
P11	RD#	PFBCR3.RDS = 0		PFBCR3.RDS = 0	
P20	D15 [A15/D15]	PFBCR0.DHE = 1, PFBCR2.DHS = 0		PFBCR0.DHE = 1, PFBCR2.DHS = 0	
P21	D14 [A14/D14]	PFBCR0.DHE = 1, PFBCR2.DHS = 0		PFBCR0.DHE = 1, PFBCR2.DHS = 0	
P22	D13 [A13/D13]	PFBCR0.DHE = 1, PFBCR2.DHS = 0		PFBCR0.DHE = 1, PFBCR2.DHS = 0	
P23	D12 [A12/D12]	PFBCR0.DHE = 1, PFBCR2.DHS = 0		PFBCR0.DHE = 1, PFBCR2.DHS = 0	
P24	D11 [A11/D11]	PFBCR0.DHE = 1, PFBCR2.DHS = 0		PFBCR0.DHE = 1, PFBCR2.DHS = 0	
P25	CS3#	PFCSE.CS3E = 1, PFCSS0.CS3S = 1, PFBCR4.CS3S2 = 0	(not provided)	(not provided)	
P26	CS2#	PFCSE.CS2E = 1, PFCSS0.CS2S[1:0] = 01	(not provided)	(not provided)	
P27	CS3#*2	PFCSE.CS3E = 1, PFBCR4.CS3S2 = 1		Not selectable	
P30	D10 [A10/D10]	PFBCR0.DHE = 1		PFBCR0.DHE = 1	
P31	D9 [A9/D9]	PFBCR0.DHE = 1		PFBCR0.DHE = 1	
P32	D8 [A8/D8]	PFBCR0.DHE = 1		PFBCR0.DHE = 1	
P33	D7[A7/D7]	—		—	
P34	A12	PFAOE0.A12E = 1, PFBCR0.ADRHMS = 1, PFBCR4.ADRHMS2 = 0	(not provided)	(not provided)	
P35	A13	PFAOE0.A13E = 1, PFBCR0.ADRHMS = 1, PFBCR4.ADRHMS2 = 0	(not provided)	(not provided)	
P53	A20	PFAOE1.A20E = 1, PFBCR0.ADRHMS = 0, PFBCR4.ADRHMS2 = 0		PFAOE1.A20E = 1, PFBCR0.ADRHMS = 0	
	A18	PFAOE1.A18E = 1, PFBCR4.ADRHMS2 = 1		Not selectable	
P54	A19	PFAOE1.A19E = 1, PFBCR0.ADRHMS = 0, PFBCR4.ADRHMS2 = 0		PFAOE1.A19E = 1, PFBCR0.ADRHMS = 0	
	A17	PFAOE1.A17E = 1, PFBCR4.ADRHMS2 = 1		Not selectable	
P55	A18	PFAOE1.A18E = 1, PFBCR0.ADRHMS = 0, PFBCR4.ADRHMS2 = 0		PFAOE1.A18E = 1, PFBCR0.ADRHMS = 0	
	A16	PFAOE1.A16E = 1, PFBCR4.ADRHMS2 = 1		Not selectable	
P60	A17	PFAOE1.A17E = 1, PFBCR0.ADRHMS = 0, PFBCR4.ADRHMS2 = 0		PFAOE1.A17E = 1, PFBCR0.ADRHMS = 0	
	A15	PFAOE1.A15E = 1, PFBCR4.ADRHMS2 = 1		Not selectable	
P61	A16	PFAOE1.A16E = 1, PFBCR0.ADRHMS = 0, PFBCR4.ADRHMS2 = 0		PFAOE1.A16E = 1, PFBCR0.ADRHMS = 0	
	A14	PFAOE1.A14E = 1, PFBCR4.ADRHMS2 = 1		Not selectable	
P62	A15	PFAOE0.A15E = 1, PFBCR0.ADRHMS = 0, PFBCR4.ADRHMS2 = 0		PFAOE0.A15E = 1, PFBCR0.ADRHMS = 0	
	A13	PFAOE1.A13E = 1, PFBCR4.ADRHMS2 = 1		Not selectable	

Table 21.38 How to Set the External Bus Interface (2/3)

Port	Output Signal	Products with 128 Kbytes of RAM		Products with 64 Kbytes of RAM	
		144-Pin	100-Pin	112-Pin	100-Pin
P63	A14	PFAOE0.A14E = 1, PFBCR0.ADRHMS = 0, PFBCR4.ADRHMS2 = 0		PFAOE0.A14E = 1, PFBCR0.ADRHMS = 0	
	A12	PFAOE1.A12E = 1, PFBCR4.ADRHMS2 = 1		Not selectable	
P64	A13	PFAOE0.A13E = 1, PFBCR0.ADRHMS = 0, PFBCR4.ADRHMS2 = 0		PFAOE0.A13E = 1, PFBCR0.ADRHMS = 0	
P65	A12	PFAOE0.A12E = 1, PFBCR0.ADRHMS = 0, PFBCR4.ADRHMS2 = 0		PFAOE0.A12E = 1, PFBCR0.ADRHMS = 0	
P70	D6[A6/D6]	—		—	
P71	D5[A5/D5]	—		—	
P72	D4[A4/D4]	—		—	
P73	D3[A3/D3]	—		—	
P74	D2[A2/D2]	—		—	
P75	D1[A1/D1]	—		—	
P76	D0[A0/D0]	—		—	
P80	CS1#	PFCSE.CS1E = 1, PFCSS0.CS1S[1:0] = 00		PFCSE.CS1E = 1, PFCSS0.CS1S[1:0] = 00	
P81	CS2#	PFCSE.CS2E = 1, PFCSS0.CS2S[1:0] = 00		PFCSE.CS2E = 1, PFCSS0.CS2S[1:0] = 00	
P82	ALE	PFBCR1.ALEOE = 1		PFBCR1.ALEOE = 1	
	WAIT#	PFBCR1.WAITS[1:0] = 01		PFBCR1.WAITS[1:0] = 01	
P96	CS0#	PFCSE.CS0E = 1, PFCSS0.CS0S = 0		PFCSE.CS0E = 1, PFCSS0.CS0S = 0	
	WAIT#	PFBCR1.WAITS[1:0] = 11		PFBCR1.WAITS[1:0] = 11	
PA2	A0	CSnMOD.WRMOD = 0, PFBCR0.ADRLE = 1, PFBCR2.A0S[1:0] = 10		CSnMOD.WRMOD = 0, PFBCR0.ADRLE = 1, PFBCR2.A0S[1:0] = 10	
	BC0#	CSnMOD.WRMOD = 1, PFBCR0.ADRLE = 1, PFBCR2.A0S[1:0] = 10		CSnMOD.WRMOD = 1, PFBCR0.ADRLE = 1, PFBCR2.A0S[1:0] = 10	
PA3	A1	PFBCR0.ADRLE = 1, PFBCR4.ADRLMS = 1		Not selectable	
PA4	A2	PFBCR0.ADRLE = 1, PFBCR4.ADRLMS = 1		Not selectable	
PA5	A3	PFBCR0.ADRLE = 1, PFBCR4.ADRLMS = 1		Not selectable	
PA6	A14	PFAOE0.A14E = 1, PFBCR0.ADRHMS = 1, PFBCR4.ADRHMS2 = 0	(not provided)	(not provided)	
PA7	A15	PFAOE0.A15E = 1, PFBCR0.ADRHMS = 1, PFBCR4.ADRHMS2 = 0	(not provided)	(not provided)	
PB0	A0	CSnMOD.WRMOD = 0, PFBCR0.ADRLE = 1, PFBCR2.A0S[1:0] = 01		CSnMOD.WRMOD = 0, PFBCR0.ADRLE = 1, PFBCR2.A0S[1:0] = 01	
	BC0#	CSnMOD.WRMOD = 1, PFBCR0.ADRLE = 1, PFBCR2.A0S[1:0] = 01		CSnMOD.WRMOD = 1, PFBCR0.ADRLE = 1, PFBCR2.A0S[1:0] = 01	
	A4	PFBCR0.ADRLE = 1, PFBCR4.ADRLMS = 1		Not selectable	
PB1	A5	PFBCR0.ADRLE = 1, PFBCR4.ADRLMS = 1		Not selectable	
PB2	A6	PFBCR0.ADRLE = 1, PFBCR4.ADRLMS = 1		Not selectable	
PB3	A7	PFBCR0.ADRLE = 1, PFBCR4.ADRLMS = 1		Not selectable	
PB4	A1	PFBCR0.ADRLE = 1, PFBCR4.ADRLMS = 0		PFBCR0.ADRLE = 1	
PB5	A2	PFBCR0.ADRLE = 1, PFBCR4.ADRLMS = 0		PFBCR0.ADRLE = 1	
PB6	A3	PFBCR0.ADRLE = 1, PFBCR4.ADRLMS = 0		PFBCR0.ADRLE = 1	
PB7	A4*1	PFBCR0.ADRLE = 1, PFBCR4.ADRLMS = 0		PFBCR0.ADRLE = 1	
PC0	CS0#	PFCSE.CS0E = 1, PFCSS0.CS0S = 1	(not provided)	PFCSE.CS0E = 1, PFCSS0.CS0S = 1	(not provided)

Table 21.38 How to Set the External Bus Interface (3/3)

Port	Output Signal	Products with 128 Kbytes of RAM		Products with 64 Kbytes of RAM	
		144-Pin	100-Pin	112-Pin	100-Pin
PC1	A16	PFAOE1.A16E = 1, PFBCR0.ADRHMS = 1, PFBCR4.ADRHMS2 = 0	(not provided)	Not selectable	(not provided)
PC2	CS1#	PFCSE.CS1E = 1, PFCSS0.CS1S[1:0] = 11	(not provided)	PFCSE.CS1E = 1, PFCSS0.CS1S[1:0] = 11	(not provided)
PC4	A20	PFAOE1.A20E = 1, PFBCR0.ADRHMS = 1, PFBCR4.ADRHMS2 = 0	(not provided)	(not provided)	
PD0	A5*1	PFBCR0.ADRLE = 1, PFBCR4.ADLMS = 0		PFBCR0.ADRLE = 1	
PD1	A6*1	PFBCR0.ADRLE = 1, PFBCR4.ADLMS = 0		PFBCR0.ADRLE = 1	
PD2	A7	PFBCR0.ADRLE = 1, PFBCR4.ADLMS = 0		PFBCR0.ADRLE = 1	
PE0	WR1#/BC1#	PFBCR0.WR1BC1E = 1		PFBCR0.WR1BC1E = 1	
	WAIT#	PFBCR1.WAITS[1:0] = 10		PFBCR1.WAITS[1:0] = 10	
PE1	WR0#/WR#	—		—	
PE3	A8	PFAOE0.A8E = 1		PFAOE0.A8E = 1	
PE4	A9	PFAOE0.A9E = 1		PFAOE0.A9E = 1	
PE5	BCLK	—		—	
PE6	RD#	PFBCR3.RDS = 1	(not provided)	(not provided)	
PF0	A0	CSnMOD.WRMOD = 0, PFBCR0.ADRLE = 1, PFBCR2.A0S[1:0] = 11	(not provided)	(not provided)	
	BC0#	CSnMOD.WRMOD = 1, PFBCR0.ADRLE = 1, PFBCR2.A0S[1:0] = 11	(not provided)	(not provided)	
PF1	A17	PFAOE1.A17E = 1, PFBCR0.ADRHMS = 1, PFBCR4.ADRHMS2 = 0	(not provided)	(not provided)	
	CS1#	PFCSE.CS1E = 1, PFCSS0.CS1S[1:0] = 10	(not provided)	(not provided)	
PF2	A18	PFAOE1.A18E = 1, PFBCR0.ADRHMS = 1, PFBCR4.ADRHMS2 = 0	(not provided)	(not provided)	
	CS2#	PFCSE.CS2E = 1, PFCSS0.CS2S[1:0] = 10/11	(not provided)	(not provided)	
PF3	A19	PFAOE1.A19E = 1, PFBCR0.ADRHMS = 1, PFBCR4.ADRHMS2 = 0	(not provided)	(not provided)	
	CS3#	PFCSE.CS3E = 1, PFCSS0.CS3S = 0, PFBCR4.CS3S2 = 0	(not provided)	(not provided)	
PG0	D13[A13/D13]	PFBCR0.DHE = 1, PFBCR2.DHS = 1	(not provided)	PFBCR0.DHE = 1, PFBCR2.DHS = 1	(not provided)
PG1	D12[A12/D12]	PFBCR0.DHE = 1, PFBCR2.DHS = 1	(not provided)	PFBCR0.DHE = 1, PFBCR2.DHS = 1	(not provided)
PG2	D11[A11/D11]	PFBCR0.DHE = 1, PFBCR2.DHS = 1	(not provided)	PFBCR0.DHE = 1, PFBCR2.DHS = 1	(not provided)
PK0	CS1#	PFCSE.CS1E = 1, PFCSS0.CS1S[1:0] = 01	(not provided)	(not provided)	
PK1	D15[A15/D15]	PFBCR0.DHE = 1, PFBCR2.DHS = 1	(not provided)	(not provided)	
PK2	D14[A14/D14]	PFBCR0.DHE = 1, PFBCR2.DHS = 1	(not provided)	(not provided)	

Note 1. The 100-pin products with USB are not equipped with this pin.

Note 2. The 100-pin products without PGA pseudo differential input are not equipped with these pins.

21.4 Usage Notes

21.4.1 Procedure for Specifying Input/Output Pin Function

Use the following procedure to specify the input/output pin functions.

- (1) Clear the port mode register (PMR) for the target pin to 0 to select the general I/O port.
- (2) Specify the assignments of input/output signals for peripheral modules to the desired pins.
- (3) Enable writing to the Pmn pin function control register (PmnPFS) through the write-protect register (PWPR) setting. (m = 0 to 9, A to H, and K, n = 0 to 7)
- (4) Specify the input/output function for the pin through the PSEL[5:0] bit settings in the PmnPFS register.
- (5) Clear the PFSWE bit in the PWPR register to 0 to disable writing to the PmnPFS register.
- (6) Set the PMR to 1 as necessary to switch to the selected input/output function for the pin.

21.4.2 Notes on MPC Register Setting

- (1) Settings of the Pmn pin function control register (PmnPFS) should be made only while the PMR register for the target pin is set to 0. If the PmnPFS register is set while the PMR register is 1, unexpected edges may be input through the input pin or unexpected pulses are output through the output pin.
- (2) Only the allowed values (functions) should be specified in the Pmn pin function control registers. If a value that is not allowed for the register is specified, correct operation is not guaranteed.
- (3) Do not assign a single function to multiple pins through the MPC settings.
- (4) Ports 2, 4 to 6, and H also function as analog Input/output pins for the A/D converter, comparator, and D/A converter. When using these ports as analog Input/output pins, set them to general input pins by clearing the corresponding bits in the port mode register (PMR) and port direction register (PDR) to 0 and set the PmnPFS.ASEL bit to 1, to avoid degradation of accuracy.
- (5) Points to note regarding the port mode register (PMR), port direction register (PDR), and the PmnPFS register settings for pins that have multiplexed pin functions are listed in Table 21.39. The pin states are readable if the value of the ASEL bit is 0. Ensure that the PMR.Bn bit is 0 when changes to the PSEL[5:0] bits are made.

Table 21.39 Register Settings

Item	PMR.Bn	PDR.Bn	PmnPFS			Point to Note
			ASEL	ISEL	PSEL[5:0]	
After a reset	0	0	0	0	000000b	Pins function as general input port pins after release from the reset state.
General input ports	0	0	0	0/1	x	Set the PmnPFS.ISEL bit to 1 if these are multiplexed with interrupt inputs.
General output ports	0	1	0	0	x	
Peripheral functions	1	x	0	0/1	Peripheral functions (see Table 21.2 to Table 21.35)	Set the PmnPFS.ISEL bit to 1 if these are multiplexed with interrupt inputs.
Interrupt inputs	0	0	0	1	x	
NMI	x	x	x	x ^{*1}	x	Register settings are not required.
Analog inputs and outputs	0	0	1	x ^{*1}	x	Set these as general input port pins so that the output buffers are turned off.
External bus	0	x ^{*2}	0	0	x	Set the PMR.Bn bit to 0 and do not select the peripheral function.
JTAG interface	0	x	x	0	x	Set the PMR.Bn bit and the PmnPFS.ISEL bit to 0 and switch the input buffers off.
FINE interface	0	x	x	0	x	Set the PMR.Bn bit and the PmnPFS.ISEL bit to 0 and switch the input buffers off.
EXTAL/XTAL	0	0	x	x ^{*1}	x	Set these as general input port pins so that the output buffers are turned off.

x: Setting not required.

0/1: Setting the PmnPFS.ISEL bit to 0 makes the pin incapable of functioning as an IRQ pin.

Setting the PmnPFS.ISEL bit to 1 makes the pin capable of functioning as an IRQ pin (if the IRQ is selected from the multiplexed functions).

Note 1. Even if the PmnPFS.ISEL bit is set to 1, the pin will not function as an IRQn input pin.

Note 2. To use the WAIT# input pin, set the corresponding bit in the PORTm.PDR register to 0.

- Note:
- The pin state is readable when the PmnPFS.ASEL bit is 0.
 - If the value of the PmnPFS.PSEL[5:0] bits is to be changed, do so while the PMR.Bn bit is 0.
 - If an RIIC function is assigned to a port pin, clear the PMR.Bn (to 0); pulling up is automatically turned off for outputs from peripheral modules other than the RIIC.
 - Do not make settings to assign multiple external bus signals to a single pin.

21.4.3 Notes on the Use of Analog Functions

To use an analog function, set the corresponding bits in both the port mode register (PMR) and port direction register (PDR) to 0 so that the pin acts as a general input port. After that, set the pin function select bit in the Pmn pin function control register (PmnPFS.ASEL) to 1.

21.4.4 Notes on Controlling the Switch to General I/O Port Pin Operation by POE3

On the generation of requests for disabling of output specified by the POE3, the pins for which the setting is 1 in the corresponding PMMCRn register (n = 0 to 3) of the POE3 are switched to general I/O port pins. Set the bits of the corresponding POE3 register (n = 0 to 3) to 0 beforehand.

21.4.5 Notes on Inverting Input/Output Function for the MTU and GPTW Input/Output Pins

The MTU and GPTW input/output pins shown in Table 21.40 can invert and output the signal captured by inverting the input signal when the PmnPFS.PSEL[5:0] bit for the target pins is set. Setting for switching the state between the normal input/output and the inverting input/output must be done while the PMR register for the target pins is set as 0.

Table 21.40 MTU and GPTW Input/Output Pins (1/2)

Module/Function	Channel	Normal Input/Output	Inverting Input/Output
Multi-function timer unit 3	MTU0	MTIOC0A	MTIOC0A#
		MTIOC0B	MTIOC0B#
		MTIOC0C	MTIOC0C#
		MTIOC0D	MTIOC0D#
	MTU1	MTIOC1A	MTIOC1A#
		MTIOC1B	MTIOC1B#
	MTU2	MTIOC2A	MTIOC2A#
		MTIOC2B	MTIOC2B#
	MTU3	MTIOC3A	MTIOC3A#
		MTIOC3B	MTIOC3B#
		MTIOC3C	MTIOC3C#
		MTIOC3D	MTIOC3D#
	MTU4	MTIOC4A	MTIOC4A#
		MTIOC4B	MTIOC4B#
		MTIOC4C	MTIOC4C#
		MTIOC4D	MTIOC4D#
	MTU5	MTIC5U	MTIC5U#
		MTIC5V	MTIC5V#
		MTIC5W	MTIC5W#
	MTU6	MTIOC6A	MTIOC6A#
		MTIOC6B	MTIOC6B#
		MTIOC6C	MTIOC6C#
		MTIOC6D	MTIOC6D#
	MTU7	MTIOC7A	MTIOC7A#
		MTIOC7B	MTIOC7B#
		MTIOC7C	MTIOC7C#
		MTIOC7D	MTIOC7D#
	MTU9	MTIOC9A	MTIOC9A#
		MTIOC9B	MTIOC9B#
		MTIOC9C	MTIOC9C#
		MTIOC9D	MTIOC9D#
	MTU	MTCLKA	MTCLKA#
		MTCLKB	MTCLKB#
		MTCLKC	MTCLKC#
		MTCLKD	MTCLKD#

Table 21.40 MTU and GPTW Input/Output Pins (2/2)

Module/Function	Channel	Normal Input/Output	Inverting Input/Output
General PWM timer	GPTW0	GTIOC0A	GTIOC0A#
		GTIOC0B	GTIOC0B#
	GPTW1	GTIOC1A	GTIOC1A#
		GTIOC1B	GTIOC1B#
	GPTW2	GTIOC2A	GTIOC2A#
		GTIOC2B	GTIOC2B#
	GPTW3	GTIOC3A	GTIOC3A#
		GTIOC3B	GTIOC3B#
	GPTW4	GTIOC4A	GTIOC4A#
		GTIOC4B	GTIOC4B#
	GPTW5	GTIOC5A	GTIOC5A#
		GTIOC5B	GTIOC5B#
	GPTW6	GTIOC6A	GTIOC6A#
		GTIOC6B	GTIOC6B#
	GPTW7	GTIOC7A	GTIOC7A#
		GTIOC7B	GTIOC7B#
	GPTW8	GTIOC8A	GTIOC8A#
		GTIOC8B	GTIOC8B#
GPTW9	GTIOC9A	GTIOC9A#	
	GTIOC9B	GTIOC9B#	

22. Multi-Function Timer Pulse Unit 3 (MTU3d)

22.1 Overview

This MCU has an on-chip multi-function timer pulse unit 3 (MTU3d), consisting of nine 16-bit timer channels. Table 22.1 shows the specifications of the MTU and Table 22.2 lists the functions of the MTU. Figure 22.1 and Figure 22.2 show block diagrams of the MTU.

Table 22.1 MTU Specifications

Item	Description
Pulse input/output	28 lines max.
Pulse input	3 lines
Count clock	11 clocks for each channel (14 clocks for MTU0 and MTU9, 12 clocks for MTU2, 10 clocks for MTU5, and four clocks for MTU1 & MTU2 (LWA = 1))
Available operations	<p>[MTU0 to MTU4, MTU6, MTU7, MTU9]</p> <ul style="list-style-type: none"> • Waveform output on compare match • Input capture function (noise filter setting available) • Counter-clearing operation • Simultaneous writing to multiple timer counters (TCNT) • Simultaneous clearing on compare match or input capture • Simultaneous input and output to registers in synchronization with counter operations • Up to 14-phase PWM output in combination with synchronous operation <hr/> <p>[MTU0, MTU3, MTU4, MTU6, MTU7, MTU9]</p> <ul style="list-style-type: none"> • Buffer operation specifiable <hr/> <p>[MTU1, MTU2]</p> <ul style="list-style-type: none"> • Phase counting mode can be specified independently • 32-bit phase counting mode can be specified for interlocked operation of MTU1 and MTU2 (when TMDR3.LWA = 1) • Cascade connection operation available <hr/> <p>[MTU3, MTU4, MTU6, MTU7]</p> <ul style="list-style-type: none"> • Through interlocked operation of MTU3/4 and MTU6/7, the positive and negative signals in six phases (12 phases in total) can be output in complementary PWM and reset-synchronized PWM operation. • In complementary PWM mode, transfer of values from buffer registers to temporary registers on crests or troughs of the timer-counter values or writing to the buffer registers (MTU4.TGRD and MTU7.TGRD) • Double-buffering selectable in complementary PWM mode <hr/> <p>[MTU3, MTU4]</p> <ul style="list-style-type: none"> • Through interlocking with MTU0, a mode for driving AC synchronous motors (brushless DC motors) by using complementary PWM output and reset-synchronized PWM output is settable and allows the selection of two types of waveform output (chopping or level) <hr/> <p>[MTU5]</p> <ul style="list-style-type: none"> • Capable of operation as a dead-time compensation counter <hr/> <p>[MTU6, MTU7]</p> <ul style="list-style-type: none"> • Through interlocking with MTU9, a mode for driving AC synchronous motors (brushless DC motors) by using complementary PWM output and reset-synchronized PWM output is settable and allows the selection of two types of waveform output (chopping or level)
Interrupt skipping function	<ul style="list-style-type: none"> • In complementary PWM mode, interrupts on crests and troughs of counter values and triggers to start conversion by the A/D converter can be skipped
Interrupt sources	45 sources
Buffer operation	Automatic transfer of register data (transfer from the buffer register to the timer register)
Trigger generation	<p>A/D conversion start triggers can be generated</p> <hr/> <p>A/D conversion start request delaying function enables A/D converter to be started with any desired timing and to be synchronized with PWM output</p>
Low power consumption function	Module stop mode can be set

Table 22.2 MTU Functions (1/2)

Item	MTU0	MTU1	MTU2	MTU1 & MTU2 (LWA = 1)	MTU3	MTU4	MTU5	MTU6	MTU7	MTU9
Count clock	PCLKC/1 PCLKC/2 PCLKC/4 PCLKC/8 PCLKC/16 PCLKC/32 PCLKC/64 PCLKC/256 PCLKC/1024 MTCLKA MTCLKB MTCLKC MTCLKD MTIOC1A	PCLKC/1 PCLKC/2 PCLKC/4 PCLKC/8 PCLKC/16 PCLKC/32 PCLKC/64 PCLKC/256 PCLKC/1024 MTCLKA MTCLKB	PCLKC/1 PCLKC/2 PCLKC/4 PCLKC/8 PCLKC/16 PCLKC/32 PCLKC/64 PCLKC/256 PCLKC/1024 MTCLKA MTCLKB MTCLKC	MTCLKA MTCLKB MTCLKC MTCLKD	PCLKC/1 PCLKC/2 PCLKC/4 PCLKC/8 PCLKC/16 PCLKC/32 PCLKC/64 PCLKC/256 PCLKC/1024 MTCLKA MTCLKB	PCLKC/1 PCLKC/2 PCLKC/4 PCLKC/8 PCLKC/16 PCLKC/32 PCLKC/64 PCLKC/256 PCLKC/1024 MTCLKA MTCLKB	PCLKC/1 PCLKC/2 PCLKC/4 PCLKC/8 PCLKC/16 PCLKC/32 PCLKC/64 PCLKC/256 PCLKC/1024 MTIOC1A	PCLKC/1 PCLKC/2 PCLKC/4 PCLKC/8 PCLKC/16 PCLKC/32 PCLKC/64 PCLKC/256 PCLKC/1024 MTCLKA MTCLKB	PCLKC/1 PCLKC/2 PCLKC/4 PCLKC/8 PCLKC/16 PCLKC/32 PCLKC/64 PCLKC/256 PCLKC/1024 MTCLKA MTCLKB	PCLKC/1 PCLKC/2 PCLKC/4 PCLKC/8 PCLKC/16 PCLKC/32 PCLKC/64 PCLKC/256 PCLKC/1024 MTCLKA MTCLKB MTCLKC MTCLKD MTIOC1A
External clock for phase counting mode	—	MTCLKA MTCLKB	MTCLKA MTCLKB MTCLKC MTCLKD	MTCLKA MTCLKB MTCLKC MTCLKD	—	—	—	—	—	—
General registers (TGR)	TGRA TGRB TGRE	TGRA TGRB	TGRA TGRB	TRGALW TRGBLW	TGRA TGRB	TGRA TGRB	TGRU TGRV TGRW	TGRA TGRB	TGRA TGRB	TGRA TGRB TGRE
General registers/ buffer registers	TGRC TGRD TGRF	—	—	—	TGRC TGRD TGRE	TGRC TGRD TGRF	—	TGRC TGRD TGRE	TGRC TGRD TGRF	TGRC TGRD TGRF
I/O pins	MTIOC0A MTIOC0B MTIOC0C MTIOC0D	MTIOC1A MTIOC1B	MTIOC2A MTIOC2B	MTIOC1A MTIOC1B	MTIOC3A MTIOC3B MTIOC3C MTIOC3D	MTIOC4A MTIOC4B MTIOC4C MTIOC4D	MTIC5U MTIC5V MTIC5W	MTIOC6A MTIOC6B MTIOC6C MTIOC6D	MTIOC7A MTIOC7B MTIOC7C MTIOC7D	MTIOC9A MTIOC9B MTIOC9C MTIOC9D
Counter clear function	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGRALW/ TGRBLW input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare match output	0 output 1 output Toggle output	✓ ✓ ✓	✓ ✓ ✓	— — —	✓ ✓ ✓	✓ ✓ ✓	— — —	✓ ✓ ✓	✓ ✓ ✓	✓ ✓ ✓
Input capture function	✓	✓	✓	✓*1	✓	✓	✓	✓	✓	✓
Synchronous operation	✓	✓	✓	—	✓	✓	—	✓	✓	✓
PWM mode 1	✓	✓	✓	—	✓	✓	—	✓	✓	✓
PWM mode 2	✓	✓	✓	—	—	—	—	—	—	✓
Complementary PWM mode	—	—	—	—	✓	✓	—	✓	✓	—
Reset-synchronized PWM mode	—	—	—	—	✓	✓	—	✓	✓	—
AC synchronous motor drive mode	✓	—	—	—	✓	✓	—	✓	✓	✓
Phase counting mode	—	✓	✓	✓	—	—	—	—	—	—
Buffer operation	✓	—	—	—	✓	✓	—	✓	✓	✓
Dead time compensation counter function	—	—	—	—	—	—	✓	—	—	—
DMAC/DTC trigger sources	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGRALW/ TGRBLW input capture	TGR compare match or input capture	TGR compare match or input capture and TCNT overflow/ underflow*2	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture and TCNT overflow/ underflow*2	TGR compare match or input capture
A/D conversion start trigger	TGRA compare match or input capture TGRE compare match	TGRA compare match or input capture	TGRA compare match or input capture	TGRALW input capture	TGRA compare match or input capture	TGRA compare match or input capture, or TCNT underflow (trough) in complement ary PWM mode	—	TGRA compare match or input capture	TGRA compare match or input capture, or TCNT underflow (trough) in complement ary PWM mode	TGRA compare match or input capture TGRE compare match

Table 22.2 MTU Functions (2/2)

Item	MTU0	MTU1	MTU2	MTU1 & MTU2 (LWA = 1)	MTU3	MTU4	MTU5	MTU6	MTU7	MTU9
Interrupt sources	<ul style="list-style-type: none"> Seven sources • Compare match or input capture 0A • Compare match or input capture 0B • Compare match or input capture 0C • Compare match or input capture 0D • Compare match 0E • Compare match 0F • Overflow 	<ul style="list-style-type: none"> Four sources • Compare match or input capture 1A • Compare match or input capture 1B • Overflow • Underflow 	<ul style="list-style-type: none"> Four sources • Compare match or input capture 2A • Compare match or input capture 2B • Overflow • Underflow 	<ul style="list-style-type: none"> Four sources • Input capture 1A • Input capture 1B • Overflow • Underflow 	<ul style="list-style-type: none"> Five sources • Compare match or input capture 3A • Compare match or input capture 3B • Compare match or input capture 3C • Compare match or input capture 3D • Overflow 	<ul style="list-style-type: none"> Five sources • Compare match or input capture 4A • Compare match or input capture 4B • Compare match or input capture 4C • Compare match or input capture 4D • Overflow or underflow*2 	<ul style="list-style-type: none"> Three sources • Compare match or input capture 5U • Compare match or input capture 5V • Compare match or input capture 5W 	<ul style="list-style-type: none"> Five sources • Compare match or input capture 6A • Compare match or input capture 6B • Compare match or input capture 6C • Compare match or input capture 6D • Overflow 	<ul style="list-style-type: none"> Five sources • Compare match or input capture 7A • Compare match or input capture 7B • Compare match or input capture 7C • Compare match or input capture 7D • Overflow or underflow*2 	<ul style="list-style-type: none"> Seven sources • Compare match or input capture 9A • Compare match or input capture 9B • Compare match or input capture 9C • Compare match or input capture 9D • Compare match 9E • Compare match 9F • Overflow
Event link function (output)	<ul style="list-style-type: none"> Seven sources • Compare match 0A • Compare match 0B • Compare match 0C • Compare match 0D • Compare match 0E • Compare match 0F • Overflow 	—	—	—	<ul style="list-style-type: none"> Five sources • Compare match 3A • Compare match 3B • Compare match 3C • Compare match 3D • Overflow 	<ul style="list-style-type: none"> Six sources • Compare match 4A • Compare match 4B • Compare match 4C • Compare match 4D • Overflow • Underflow*2 	—	<ul style="list-style-type: none"> Five sources • Compare match 6A • Compare match 6B • Compare match 6C • Compare match 6D • Overflow 	<ul style="list-style-type: none"> Six sources • Compare match 7A • Compare match 7B • Compare match 7C • Compare match 7D • Overflow • Underflow*2 	<ul style="list-style-type: none"> Seven sources • Compare match 9A • Compare match 9B • Compare match 9C • Compare match 9D • Compare match 9E • Compare match 9F • Overflow
Event link function (input)	<ul style="list-style-type: none"> • Start counting • Input capture (to be captured in the TGRA) • Restart counting (clear counter) 	—	—	—	<ul style="list-style-type: none"> • Start counting • Input capture (to be captured in the TGRA) • Restart counting (clear counter) 	<ul style="list-style-type: none"> • Start counting • Input capture (to be captured in the TGRA) • Restart counting (clear counter) 	—	<ul style="list-style-type: none"> • Start counting • Input capture (to be captured in the TGRA) • Restart counting (clear counter) 	<ul style="list-style-type: none"> • Start counting • Input capture (to be captured in the TGRA) • Restart counting (clear counter) 	<ul style="list-style-type: none"> • Start counting • Input capture (to be captured in the TGRA) • Restart counting (clear counter)
A/D conversion start request delaying function	—	—	—	—	—	<ul style="list-style-type: none"> A/D conversion start request at a match between TADCORA and TCNT or A/D conversion start request at a match between TADCORB and TCNT 	—	—	<ul style="list-style-type: none"> A/D conversion start request at a match between TADCORA and TCNT or A/D conversion start request at a match between TADCORB and TCNT 	—
Interrupt skipping 1	—	—	—	—	<ul style="list-style-type: none"> Skips TGRA compare match interrupts 	<ul style="list-style-type: none"> Skips TCIV interrupts 	—	<ul style="list-style-type: none"> Skips TGRA compare match interrupts 	<ul style="list-style-type: none"> Skips TCIV interrupts 	—
Interrupt skipping 2	—	—	—	—	—	<ul style="list-style-type: none"> Skipping in compare count between TADCORA and TCNT, and TADCORB and TCNT 	—	—	<ul style="list-style-type: none"> Skipping in compare count between TADCORA and TCNT, and TADCORB and TCNT 	—
Module stop function	MSTPCRA.MSTPA9*3									

✓: Possible —: Not possible

Note 1. When LWA is 1, the TGRALW capture source can be selected from either of the following: an input from MTIOC1A or MTU0.TGRA compare match/input capture event.

The TGRBLW capture source can be selected from any of the following: an input from MTIOC1B, MTU0.TGRC compare match/input capture event.

Note 2. Underflow is available only in complementary PWM mode.

Note 3. For details on the module stop function, refer to section 11, Low Power Consumption.




Figure 22.1 Block Diagram of MTU (MTU0 to MTU4, MTU9)




Figure 22.2 Block Diagram of MTU (MTU5 to MTU7)

Table 22.3 shows the configuration of pins for the MTU.

Table 22.3 Pin Configuration of the MTU


Channel	Pin Name	I/O	Function
MTU	MTCLKA	Input	External clock A input pin (MTU1 and MTU2 phase counting mode A phase input)
	MTCLKB	Input	External clock B input pin (MTU1 and MTU2 phase counting mode B phase input)
	MTCLKC	Input	External clock C input pin (MTU2 phase counting mode A phase input)
	MTCLKD	Input	External clock D input pin (MTU2 phase counting mode B phase input)
	ADSM0	Output	A/D conversion start request frame synchronization signal 0 output pin
	ADSM1	Output	A/D conversion start request frame synchronization signal 1 output pin
MTU0	MTIOC0A	I/O	MTU0 TGRA input capture input/output compare output/PWM output pin
	MTIOC0B	I/O	MTU0 TGRB input capture input/output compare output/PWM output pin
	MTIOC0C	I/O	MTU0 TGRC input capture input/output compare output/PWM output pin
	MTIOC0D	I/O	MTU0 TGRD input capture input/output compare output/PWM output pin
MTU1	MTIOC1A	I/O	MTU1 TGRA input capture input/output compare output/PWM output pin
	MTIOC1B	I/O	MTU1 TGRB input capture input/output compare output/PWM output pin
MTU2	MTIOC2A	I/O	MTU2 TGRA input capture input/output compare output/PWM output pin
	MTIOC2B	I/O	MTU2 TGRB input capture input/output compare output/PWM output pin
MTU3	MTIOC3A	I/O	MTU3 TGRA input capture input/output compare output/PWM output pin
	MTIOC3B	I/O	MTU3 TGRB input capture input/output compare output/PWM output pin
	MTIOC3C	I/O	MTU3 TGRC input capture input/output compare output/PWM output pin
	MTIOC3D	I/O	MTU3 TGRD input capture input/output compare output/PWM output pin
MTU4	MTIOC4A	I/O	MTU4 TGRA input capture input/output compare output/PWM output pin
	MTIOC4B	I/O	MTU4 TGRB input capture input/output compare output/PWM output pin
	MTIOC4C	I/O	MTU4 TGRC input capture input/output compare output/PWM output pin
	MTIOC4D	I/O	MTU4 TGRD input capture input/output compare output/PWM output pin
MTU5	MTIC5U	Input	MTU5 TGRU input capture input/external pulse input pin
	MTIC5V	Input	MTU5 TGRV input capture input/external pulse input pin
	MTIC5W	Input	MTU5 TGRW input capture input/external pulse input pin
MTU6	MTIOC6A	I/O	MTU6 TGRA input capture input/output compare output/PWM output pin
	MTIOC6B	I/O	MTU6 TGRB input capture input/output compare output/PWM output pin
	MTIOC6C	I/O	MTU6 TGRC input capture input/output compare output/PWM output pin
	MTIOC6D	I/O	MTU6 TGRD input capture input/output compare output/PWM output pin
MTU7	MTIOC7A	I/O	MTU7 TGRA input capture input/output compare output/PWM output pin
	MTIOC7B	I/O	MTU7 TGRB input capture input/output compare output/PWM output pin
	MTIOC7C	I/O	MTU7 TGRC input capture input/output compare output/PWM output pin
	MTIOC7D	I/O	MTU7 TGRD input capture input/output compare output/PWM output pin
MTU9	MTIOC9A	I/O	MTU9 TGRA input capture input/output compare output/PWM output pin
	MTIOC9B	I/O	MTU9 TGRB input capture input/output compare output/PWM output pin
	MTIOC9C	I/O	MTU9 TGRC input capture input/output compare output/PWM output pin
	MTIOC9D	I/O	MTU9 TGRD input capture input/output compare output/PWM output pin

22.2 Register Descriptions

22.2.1 Timer Control Register (TCR)

- MTU0.TCR, MTU1.TCR, MTU2.TCR, MTU3.TCR, MTU4.TCR, MTU6.TCR, MTU7.TCR, MTU9.TCR

Address(es): MTU0.TCR 000C 1300h, MTU1.TCR 000C 1380h, MTU2.TCR 000C 1400h, MTU3.TCR 000C 1200h, MTU4.TCR 000C 1201h, MTU6.TCR 000C 1A00h, MTU7.TCR 000C 1A01h, MTU9.TCR 000C 1580h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TPSC[2:0]	Time Prescaler Select	Refer to Table 22.6 to Table 22.9.	R/W
b4, b3	CKEG[1:0]	Clock Edge Select	b4 b3 0 0: Count at rising edge 0 1: Count at falling edge 1 x: Count at both edges	R/W
b7 to b5	CCLR[2:0]	Counter Clear Source Select	Refer to Table 22.4 and Table 22.5.	R/W

x: Don't care

The TCR register controls the TCNT operation for each channel in combination with the TCR2 register. The MTU has a total of 11 TCR registers, one each for MTU0 to MTU4, MTU6, MTU7, and MTU9 and three (TCRU, TCRV, and TCRW) for MTU5. TCR values should be specified only while TCNT operation is stopped.

TPSC[2:0] Bits (Time Prescaler Select)

These bits select the TCNT count clock source. The count clock source can be selected independently for each channel. Refer to Table 22.6 to Table 22.9 for details.

CKEG[1:0] Bits (Clock Edge Select)

These bits select the clock edge, including the MTIOC1A pin. When the internal clock is counted at both edges, the count clock period is halved (e.g. PCLKC/4 at both edges = PCLKC/2 at rising edge). If phase counting mode is used on MTU1 and MTU2, the setting of these bits is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the count clock source is PCLKC/2 or slower. When PCLKC/1 or the overflow/underflow in another channel is selected for the count clock source, a value can be written to these bits but counter operation compiles with the initial value.

CCLR[2:0] Bits (Counter Clear Source Select)

These bits select the TCNT counter clearing source. Refer to Table 22.4 and Table 22.5 for details.

Table 22.4 CCLR[2:0] (MTU0, MTU3, MTU4, MTU6, MTU7, MTU9)

Channel	Bit 7	Bit 6	Bit 5	Description
	CCLR[2]	CCLR[1]	CCLR[0]	
MTU0	0	0	0	TCNT clearing disabled
MTU3	0	0	1	TCNT cleared by TGRA compare match/input capture
MTU4	0	1	0	TCNT cleared by TGRB compare match/input capture
MTU7	0	1	1	TCNT cleared by counter clearing in another channel performing synchronous clearing/synchronous operation*1
MTU9	1	0	0	TCNT clearing disabled
	1	0	1	TCNT cleared by TGRC compare match/input capture*2
	1	1	0	TCNT cleared by TGRD compare match/input capture*2
	1	1	1	TCNT cleared by counter clearing in another channel performing synchronous clearing/synchronous operation*1

Note 1. Synchronous operation is selected by setting the TSYRA.SYNC or TSYRB.SYNC bit to 1

Note 2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority and compare match/input capture does not occur.

Table 22.5 CCLR[2:0] (MTU1 and MTU2)


Channel	Bit 7	Bit 6	Bit 5	Description
	Reserved*2	CCLR[1]	CCLR[0]	
MTU1	0	0	0	TCNT clearing disabled
MTU2	0	0	1	TCNT cleared by TGRA compare match/input capture (when LWA = 0) TCNTLW cleared by TGRALW input capture (when LWA = 1)
	0	1	0	TCNT cleared by TGRB compare match/input capture (when LWA = 0) TCNTLW cleared by TGRBLW input capture (when LWA = 1)
	0	1	1	TCNT cleared by counter clearing in another channel performing synchronous clearing/synchronous operation*1

Note 1. Synchronous operation is selected by setting the TSYRA.SYNC and TSYRB.SYNC bits to 1.

Note 2. Bit 7 is reserved in MTU1 and MTU2. It is read as 0. The write value is ignored.

- MTU5.TCRU, MTU5.TCRV, MTU5.TCRW

Address(es): MTU5.TCRU 000C 1C84h, MTU5.TCRV 000C 1C94h, MTU5.TCRW 000C 1CA4h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	TPSC[1:0]	Time Prescaler Select	Refer to Table 22.10.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W


TPSC[1:0] Bits (Time Prescaler Select)

These bits select the TCNT count clock source. Refer to Table 22.10 for details.

22.2.2 Timer Control Register 2 (TCR2)

- MTU0.TCR2, MTU3.TCR2, MTU4.TCR2, MTU6.TCR2, MTU7.TCR2, MTU9.TCR2


Address(es): MTU0.TCR2 000C 1328h, MTU3.TCR2 000C 124Ch, MTU4.TCR2 000C 124Dh, MTU6.TCR2 000C 1A4Ch, MTU7.TCR2 000C 1A4Dh, MTU9.TCR2 000C 15A8h



Value after reset: 0 0 0 0 0 0 0 0

- MTU1.TCR2, MTU2.TCR2

Address(es): MTU1.TCR2 000C 1394h, MTU2.TCR2 000C 140Ch



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TPSC2[2:0]	Time Prescaler Select	Refer to Table 22.6 to Table 22.9.	R/W
b4, b3	PCB[1:0]	Phase Counting Mode Function Expansion Control	Functional Expansion Control for Phase Counting Modes 2, 3, and 5	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The TCR2 register controls the TCNT operation for each channel in combination with the TCR register. The MTU has a total of 11 TCR2 registers, one each for MTU0 to MTU4, MTU6, MTU7, and MTU9 and three (TCR2U, TCR2V, and TCR2W) for MTU5. TCR2 values should be specified only while TCNT operation is stopped.

TPSC2[2:0] Bits (Time Prescaler Select)


These bits select the TCNT count clock source. The count clock source can be selected independently for each channel. Refer to Table 22.6 to Table 22.9 for details.

PCB[1:0] Bits (Phase Counting Mode Function Expansion Control)

These bits control extended functions for phase counting mode 2, 3, and 5 in MTU1 and MTU2. Refer to section 22.3.6, Phase Counting Mode.

- MTU5.TCR2U, MTU5.TCR2V, MTU5.TCR2W

Address(es): MTU5.TCR2U 000C 1C85h, MTU5.TCR2V 000C 1C95h, MTU5.TCR2W 000C 1CA5h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TPSC2[2:0]	Time Prescaler Select	Refer to Table 22.10.	R/W
b4, b3	CKEG[1:0]	Clock Edge Select	b4 b3 0 0: Counts at the rising edge. 0 1: Counts at the falling edge. 1 x: Counts at both edges.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

x: Don't care

TPSC2[2:0] Bits (Time Prescaler Select)

These bits select the TCNT count clock source. Refer to Table 22.10 for details.

CKEG[1:0] Bits (Clock Edge Select)

These bits select the edge of the count clock signal input from the MTIOC1A pin.

Table 22.6 TPSC[2:0], TPSC2[2:0] (MTU0 and MTU9)

Channel	TCR2 register			TCR register			Description
	Bit 2	Bit 1	Bit 0	Bit 2	Bit 1	Bit 0	
MTU0	TPSC2[2]	TPSC2[1]	TPSC2[0]	TPSC[2]	TPSC[1]	TPSC[0]	Internal clock: counts on PCLKC/1
MTU9	0	0	0	0	0	1	Internal clock: counts on PCLKC/4
	0	0	0	0	1	0	Internal clock: counts on PCLKC/16
	0	0	0	0	1	1	Internal clock: counts on PCLKC/64
	0	0	0	1	0	0	External clock: counts on MTCLKA pin input
	0	0	0	1	0	1	External clock: counts on MTCLKB pin input
	0	0	0	1	1	0	External clock: counts on MTCLKC pin input
	0	0	0	1	1	1	External clock: counts on MTCLKD pin input
	0	0	1	x	x	x	Internal clock: counts on PCLKC/2
	0	1	0	x	x	x	Internal clock: counts on PCLKC/8
	0	1	1	x	x	x	Internal clock: counts on PCLKC/32
	1	0	0	x	x	x	Internal clock: counts on PCLKC/256
	1	0	1	x	x	x	Internal clock: counts on PCLKC/1024
	1	1	0	x	x	x	Setting prohibited
	1	1	1	x	x	x	External clock: counts on MTIOC1A pin input

x: Don't care

Table 22.7 TPSC[2:0], TPSC2[2:0] (MTU1)

Channel	TCR2 register			TCR register			Description
	Bit 2	Bit 1	Bit 0	Bit 2	Bit 1	Bit 0	
	TPSC2[2]	TPSC2[1]	TPSC2[0]	TPSC[2]	TPSC[1]	TPSC[0]	
MTU1	0	0	0	0	0	0	Internal clock: counts on PCLKC/1
	0	0	0	0	0	1	Internal clock: counts on PCLKC/4
	0	0	0	0	1	0	Internal clock: counts on PCLKC/16
	0	0	0	0	1	1	Internal clock: counts on PCLKC/64
	0	0	0	1	0	0	External clock: counts on MTCLKA pin input
	0	0	0	1	0	1	External clock: counts on MTCLKB pin input
	0	0	0	1	1	0	Internal clock: counts on PCLKC/256
	0	0	0	1	1	1	Overflow/underflow of MTU2.TCNT
	0	0	1	x	x	x	Internal clock: counts on PCLKC/2
	0	1	0	x	x	x	Internal clock: counts on PCLKC/8
	0	1	1	x	x	x	Internal clock: counts on PCLKC/32
	1	0	0	x	x	x	Internal clock: counts on PCLKC/1024
	1	0	1	x	x	x	Setting prohibited
	1	1	0	x	x	x	Setting prohibited
1	1	1	x	x	x	Setting prohibited	

x: Don't care

Note: This setting has no effect when MTU1 is in phase counting mode.

Table 22.8 TPSC[2:0], TPSC2[2:0] (MTU2)

Channel	TCR2 register			TCR register			Description
	Bit 2	Bit 1	Bit 0	Bit 2	Bit 1	Bit 0	
	TPSC2[2]	TPSC2[1]	TPSC2[0]	TPSC[2]	TPSC[1]	TPSC[0]	
MTU2	0	0	0	0	0	0	Internal clock: counts on PCLKC/1
	0	0	0	0	0	1	Internal clock: counts on PCLKC/4
	0	0	0	0	1	0	Internal clock: counts on PCLKC/16
	0	0	0	0	1	1	Internal clock: counts on PCLKC/64
	0	0	0	1	0	0	External clock: counts on MTCLKA pin input
	0	0	0	1	0	1	External clock: counts on MTCLKB pin input
	0	0	0	1	1	0	External clock: counts on MTCLKC pin input
	0	0	0	1	1	1	Internal clock: counts on PCLKC/1024
	0	0	1	x	x	x	Internal clock: counts on PCLKC/2
	0	1	0	x	x	x	Internal clock: counts on PCLKC/8
	0	1	1	x	x	x	Internal clock: counts on PCLKC/32
	1	0	0	x	x	x	Internal clock: counts on PCLKC/256
	1	0	1	x	x	x	Setting prohibited
	1	1	0	x	x	x	Setting prohibited
1	1	1	x	x	x	Setting prohibited	

x: Don't care

Note: This setting has no effect when the MTU2 is in phase counting mode.

Table 22.9 TPSC[2:0], TPSC2[2:0] (MTU3, MTU4, MTU6, MTU7)

Channel	TCR2 register			TCR register			Description
	Bit 2	Bit 1	Bit 0	Bit 2	Bit 1	Bit 0	
	TPSC2[2]	TPSC2[1]	TPSC2[0]	TPSC[2]	TPSC[1]	TPSC[0]	
MTU3	0	0	0	0	0	0	Internal clock: counts on PCLKC/1
MTU4	0	0	0	0	0	1	Internal clock: counts on PCLKC/4
MTU6	0	0	0	0	1	0	Internal clock: counts on PCLKC/16
MTU7	0	0	0	0	1	1	Internal clock: counts on PCLKC/64
	0	0	0	1	0	0	Internal clock: counts on PCLKC/256
	0	0	0	1	0	1	Internal clock: counts on PCLKC/1024
	0	0	0	1	1	0	External clock: counts on MTCLKA pin input
	0	0	0	1	1	1	External clock: counts on MTCLKB pin input
	0	0	1	x	x	x	Internal clock: counts on PCLKC/2
	0	1	0	x	x	x	Internal clock: counts on PCLKC/8
	0	1	1	x	x	x	Internal clock: counts on PCLKC/32
	1	0	0	x	x	x	Setting prohibited
	1	0	1	x	x	x	Setting prohibited
	1	1	0	x	x	x	Setting prohibited
	1	1	1	x	x	x	Setting prohibited

x: Don't care

Table 22.10 TPSC[1:0], TPSC2[2:0] (MTU5)


Channel	TCR2 register			TCR register		Description
	Bit 2	Bit 1	Bit 0	Bit 1	Bit 0	
	TPSC2[2]	TPSC2[1]	TPSC2[0]	TPSC[1]	TPSC[0]	
MTU5	0	0	0	0	0	Internal clock: counts on PCLKC/1
	0	0	0	0	1	Internal clock: counts on PCLKC/4
	0	0	0	1	0	Internal clock: counts on PCLKC/16
	0	0	0	1	1	Internal clock: counts on PCLKC/64
	0	0	1	x	x	Internal clock: counts on PCLKC/2
	0	1	0	x	x	Internal clock: counts on PCLKC/8
	0	1	1	x	x	Internal clock: counts on PCLKC/32
	1	0	0	x	x	Internal clock: counts on PCLKC/256
	1	0	1	x	x	Internal clock: counts on PCLKC/1024
	1	1	0	x	x	Setting prohibited
	1	1	1	x	x	External clock: counts on MTIOC1A pin input

x: Don't care

22.2.3 Timer Mode Register 1 (TMDR1)


- MTU0.TMDR1, MTU9.TMDR1

Address(es): MTU0.TMDR1 000C 1301h, MTU9.TMDR1 000C 1581h




- MTU1.TMDR1, MTU2.TMDR1

Address(es): MTU1.TMDR1 000C 1381h, MTU2.TMDR1 000C 1401h



- MTU3.TMDR1, MTU4.TMDR1, MTU6.TMDR1, MTU7.TMDR1

Address(es): MTU3.TMDR1 000C 1202h, MTU4.TMDR1 000C 1203h, MTU6.TMDR1 000C 1A02h, MTU7.TMDR1 000C 1A03h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	MD[3:0]	Mode Select	These bits specify the timer operating mode. Refer to Table 22.11 for details.	R/W
b4	BFA	Buffer Operation A	0: TGRA and TGRC operate normally 1: TGRA and TGRC used together for buffer operation	R/W
b5	BFB	Buffer Operation B	0: TGRB and TGRD operate normally 1: TGRB and TGRD used together for buffer operation	R/W
b6	BFE	Buffer Operation E	0: MTU0.TGRE and MTU0.TGRF, and MTU9.TGRE and MTU9.TGRF operate normally 1: MTU0.TGRE and MTU0.TGRF, and MTU9.TGRE and MTU9.TGRF used together for buffer operation	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

The TMDR1 register specifies the operating mode of each channel. The MTU has a total of eight TMDR1 registers, one each for MTU0 to MTU4, MTU6, MTU7, and MTU9. TMDR1 register values should be specified only while TCNT operation is stopped.

Table 22.11 Operating Mode Setting by MD[3:0] Bits (MTU0 to MTU4, MTU6, MTU7, and MTU9)

Bit 3	Bit 2	Bit 1	Bit 0		MTU0	MTU1	MTU2	MTU1 & MTU2 (LWA = 1)	MTU3	MTU4	MTU6	MTU7	MTU9
MD[3]	MD[2]	MD[1]	MD[0]	Description									
0	0	0	0	Normal mode	✓	✓	✓		✓	✓	✓	✓	✓
0	0	0	1	Setting prohibited									
0	0	1	0	PWM mode 1	✓	✓	✓		✓	✓	✓	✓	✓
0	0	1	1	PWM mode 2	✓	✓	✓						✓
0	1	0	0	Phase counting mode 1		✓	✓	✓					
0	1	0	1	Phase counting mode 2		✓	✓	✓					
0	1	1	0	Phase counting mode 3		✓	✓	✓					
0	1	1	1	Phase counting mode 4		✓	✓	✓					
1	0	0	0	Reset-synchronized PWM mode*1					✓		✓		
1	0	0	1	Phase counting mode 5		✓	✓	✓					
1	0	1	x	Setting prohibited									
1	1	0	0	Setting prohibited									
1	1	0	1	Complementary PWM mode 1 (transfer at crest)*1					✓		✓		
1	1	1	0	Complementary PWM mode 2 (transfer at trough)*1					✓		✓		
1	1	1	1	Complementary PWM mode 3 (transfer at crest and trough)*1					✓		✓		

x: Don't care

Note: Only set the corresponding operating mode listed above for each channel.

Note 1. Reset-synchronized PWM mode and complementary PWM mode can only be set for MTU3 and MTU6.

When MTU3 or MTU6 is set to reset-synchronized PWM mode or complementary PWM mode, the MTU4 or MTU7 settings become ineffective and automatically conform to the MTU3 or MTU6 setting, respectively. MTU4 and MTU7 should be set to the initial values (normal mode).

BFA Bit (Buffer Operation A)

This bit specifies whether to operate TGRA in the normal way or to use TGRA and TGRC together for buffer operation. When TGRC is used as a buffer register, TGRC input capture/output compare does not take place in modes other than complementary PWM mode, but compare match with TGRC occurs in complementary PWM mode.

If a compare match occurs on MTU4 in the Tb interval in complementary PWM mode, the TGIEC bit in timer interrupt enable register (MTU4.TIER) should be set to 0.

In reset-synchronized PWM mode or complementary PWM mode, buffer operation in MTU3 and MTU4 (or MTU6 and MTU7) depends on the settings in the BFA bit of MTU3.TMDR1 (MTU6.TMDR1). The BFA bit of MTU4.TMDR1 (MTU7.TMDR1) should be set to 0.

In MTU1 and MTU2, which have no TGRC, this bit is reserved. It is read as 0. The write value should be 0.

Refer to Figure 22.49 for an illustration of the Tb interval in complementary PWM mode.

BFB Bit (Buffer Operation B)

This bit specifies whether to operate TGRB in the normal way or to use TGRB and TGRD together for buffer operation. When TGRD is used as a buffer register, TGRD input capture/output compare does not take place in modes other than complementary PWM mode, but compare match with TGRD occurs in complementary PWM mode.

If a compare match occurs on MTU4 in the Tb interval in complementary PWM mode, the TGIED bit in timer interrupt enable register (MTU4.TIER) should be set to 0.

In reset-synchronized PWM mode or complementary PWM mode, buffer operation in MTU3 and MTU4 (or MTU6 and MTU7) depends on the settings in the BFB bit of MTU3.TMDR1 (MTU6.TMDR1). The BFB bit of MTU4.TMDR1

(MTU7.TMDR1) should be set to 0.

In MTU1 and MTU2, which have no TGRD, this bit is reserved. It is read as 0. The write value should be 0. Refer to Figure 22.49 for an illustration of the Tb interval in complementary PWM mode.


BFE Bit (Buffer Operation E)

This bit specifies whether to operate MTU0.TGRE and MTU0.TGRF, and MTU9.TGRE and MTU9.TGRF in the normal way or to use them together for buffer operation. Compare match with TGRF occurs even when TGRF is used as a buffer register.

In MTU0 to MTU4, MTU6, MTU7, this bit is reserved. It is read as 0. The write value should be 0.

22.2.4 Timer Mode Register 2m (TMDR2m) (m = A, B)

Address(es): MTU.TMDR2A 000C 1270h, MTU.TMDR2B 000C 1A70h



Bit	Symbol	Bit Name	Description	R/W
b0	DRS	Double Buffer Select	0: Double buffer function is disabled 1: Double buffer function is enabled	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TMDR2A and TMDR2B specify the double buffer function in complementary PWM mode 3 (transfer at the crest and trough of the counter value). The MTU has two TMDR2 registers, and one each for MTU3 (TMDR2A) and MTU6 (TMDR2B). TMDR2A and TMDR2B values should be specified only while TCNT operation is stopped.

DRS Bit (Double Buffer Select)

This bit enables or disables the double buffer function in complementary PWM mode.

22.2.5 Timer Mode Register 3 (TMDR3)

Address(es): MTU1.TMDR3 000C 1391h



Bit	Symbol	Bit Name	Description	R/W
b0	LWA	MTU1/MTU2 Combination Longword Access Control	0: 16-bit access is enabled. 1: 32-bit access is enabled.	R/W
b1	PHCKSEL	External Input Phase Clock Select	0: MTCLKA and MTCLKB are selected for the external phase clock. 1: MTCLKC and MTCLKD are selected for the external phase clock.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The TMDR3 register controls longword access to a 32-bit register or counter in a combination of MTU1 and MTU2. There is only one TMDR3 register in MTU1. The counter (TCNTLW), general register A (TGRALW), and general register B (TGRBLW) of MTU1 and MTU2 are accessed in the combinations listed in Table 22.12.

LWA Bit (MTU1/MTU2 Combination Longword Access Control)

This bit selects a 32-bit access in a combination of MTU1 and MTU2.

When LWA is set to 0, the MTU1 and MTU2 independently operate as a 16-bit timer. therefore registers TCNTLW, TGRALW, and TGRBLW cannot be accessed.

When LWA is set to 1, MTU1 and MTU2 operate as a 32-bit cascaded timer and the timer is controlled by registers MTU1.TCR, MTU1.TCR2, MTU1.TIOR, and MTU1.TMDR1. The settings of registers MTU2.TCR, MTU2.TCR2, MTU2.TIOR, and MTU2.TMDR1 are disabled and the 16-bit registers (TCNT, TGRA, and TGRB) in MTU1 and MTU2 cannot be accessed. Furthermore, MTU2 input capture and compare match are also disabled, which in turn disables any linked operation with the ELC.

The cascaded connection of MTU1 and MTU2 with the LWA bit set to 1 can only be used in phase counting mode, but not in normal mode, PWM1 mode, or PWM2 mode. Select phase counting mode when setting the LWA bit to 1.

Initialize the registers TCNT, TGRA, and TGRB in MTU1 and MTU2 in advance before setting the LWA bit to 1.

PHCKSEL Bit (External Input Phase Clock Select)

When the MTU1 and MTU2 registers are combined for 32-bit phase counting mode or MTU2 phase counting mode, this bit selects either the A- or B-phase signal from the external clock. Refer to Table 22.66, Clock Input Pins in Phase Counting Mode for details.

Table 22.12 Setting and Combination of the TMDR3 Register


Register	TMDR3.LWA = 0		TMDR3.LWA = 1	
	Symbol	Access mode	Symbol	Access mode
Counter in MTU1*1	MTU1.TCNT	Word	MTU1.TCNTLW	Longword
Counter in MTU2	MTU2.TCNT	Word		
General register A in MTU1	MTU1.TGRA	Word	MTU1.TGRALW	Longword
General register A in MTU2	MTU2.TGRA	Word		
General register B in MTU1	MTU1.TGRB	Word	MTU1.TGRBLW	Longword
General register B in MTU2	MTU2.TGRB	Word		

Note 1. When the LWA bit is set to 1, setting the count clock for MTU1 as MTU2.TCNT overflow/underflow is not required.

22.2.6 Timer I/O Control Register (TIOR)

- MTU0.TIORH, MTU1.TIOR, MTU2.TIOR, MTU3.TIORH, MTU4.TIORH, MTU6.TIORH, MTU7.TIORH, MTU9.TIORH

Address(es): MTU0.TIORH 000C 1302h, MTU1.TIOR 000C 1382h, MTU2.TIOR 000C 1402h, MTU3.TIORH 000C 1204h, MTU4.TIORH 000C 1206h, MTU6.TIORH 000C 1A04h, MTU7.TIORH 000C 1A06h, MTU9.TIORH 000C 1582h




Bit	Symbol	Bit Name	Description	R/W
b3 to b0	IOA[3:0]	I/O Control A*1	Refer to the following tables. MTU0.TIORH: Table 22.27 MTU1.TIOR: Table 22.29 MTU2.TIOR: Table 22.30 MTU3.TIORH: Table 22.31 MTU4.TIORH: Table 22.33 MTU6.TIORH: Table 22.35 MTU7.TIORH: Table 22.37 MTU9.TIORH: Table 22.39	R/W
b7 to b4	IOB[3:0]	I/O Control B*1	Refer to the following tables. MTU0.TIORH: Table 22.13 MTU1.TIOR: Table 22.15 MTU2.TIOR: Table 22.16 MTU3.TIORH: Table 22.17 MTU4.TIORH: Table 22.19 MTU6.TIORH: Table 22.21 MTU7.TIORH: Table 22.23 MTU9.TIORH: Table 22.25	R/W

Note 1. When the value of IOm[3:0] (m = A, B) is changed to the output-prohibited state (0000b or 0100b) during low, high, or toggle output at compare match, this register is in Hi-Z.

- MTU0.TIORL, MTU3.TIORL, MTU4.TIORL, MTU6.TIORL, MTU7.TIORL, MTU9.TIORL

Address(es): MTU0.TIORL 000C 1303h, MTU3.TIORL 000C 1205h, MTU4.TIORL 000C 1207h, MTU6.TIORL 000C 1A05h, MTU7.TIORL 000C 1A07h, MTU9.TIORL 000C 1583h




Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	IOC[3:0]	I/O Control C*1	Refer to the following tables. MTU0.TIORL: Table 22.28 MTU3.TIORL: Table 22.32 MTU4.TIORL: Table 22.34 MTU6.TIORL: Table 22.36 MTU7.TIORL: Table 22.38 MTU9.TIORL: Table 22.40	R/W
b7 to b4	IOD[3:0]	I/O Control D*1	Refer to the following tables. MTU0.TIORL: Table 22.14 MTU3.TIORL: Table 22.18 MTU4.TIORL: Table 22.20 MTU6.TIORL: Table 22.22 MTU7.TIORL: Table 22.24 MTU9.TIORL: Table 22.26	R/W

Note 1. When the value of IOm[3:0] (m = C, D) is changed to the output-prohibited state (0000b or 0100b) during low, high, or toggle output at compare match, this register is in Hi-Z.

- MTU5.TIORU, MTU5.TIORV, MTU5.TIORW

Address(es): MTU5.TIORU 000C 1C86h, MTU5.TIORV 000C 1C96h, MTU5.TIORW 000C 1CA6h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	IOC[4:0]	I/O Control C	Refer to the following table. MTU5.TIORU, MTU5.TIORV, MTU5.TIORW: Table 22.41	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The TIOR register controls the TGR register. The MTU has a total of 17 TIOR registers, two each for MTU0, MTU3, MTU4, MTU6, MTU7, and MTU9, one each for MTU1 and MTU2, and three (MTU5.TIORU/TIORV/TIORW) for MTU5. The TIOR register should be set when the TMDR register setting is normal mode, PWM mode, or phase counting mode.

Note that TIOR is affected by the TMDR1 setting.

The initial output specified by TIOR is valid when the counter is stopped (the CSTn bit in TSTRA and the CSTn bit in TSTRB are set to 0). Note also that, in PWM mode 2, the output at the point at which the counter becomes 0000h is specified.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

Table 22.13 TIORH (MTU0)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC0B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	x	x		Capture input source is the clock source for counting in MTU1. Input capture on counting up or down by MTU1.TCNT (LWA = 0) or MTU1.TCNTLW (LWA = 1).*1

x: Don't care

Note 1. When PCLKC/1 is selected as the count clock for MTU1, MTU0 input capture is not generated. Do not select PCLKC/1 as the count clock for MTU1.

Table 22.14 TIORL (MTU0)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOD[3]	IOD[2]	IOD[1]	IOD[0]	TGRD Register Function	MTIOC0D Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register*1	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	x	x		Capture input source is the clock source for counting in MTU1. Input capture on counting up or down by MTU1.TCNT (LWA = 0) or MTU1.TCNTLW (LWA = 1).*2

x: Don't care

Note 1. When the MTU0.TMDR1.BFB bit is set to 1 and MTU0.TGRD register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note 2. When PCLKC/1 is selected as the count clock for MTU1, MTU0 input capture is not generated. Do not select PCLKC/1 as the count clock for MTU1.

Table 22.15 TIOR (MTU1)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB/TGRBLW Register Function	MTIOC1B Pin Function
0	0	0	0	Output compare register (only available when LWA = 0)	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	0	x		Input capture at occurrence of compare match or input capture in the MTU0.TGRC register

x: Don't care

Table 22.16 TIOR (MTU2)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC2B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 22.17 TIORH (MTU3)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC3B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 22.18 TIORL (MTU3)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOD[3]	IOD[2]	IOD[1]	IOD[0]	TGRD Register Function	MTIOC3D Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU3.TMDR1.BFB bit is set to 1 and MTU3.TGRD register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 22.19 TIORH (MTU4)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC4B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 22.20 TIORL (MTU4)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOD[3]	IOD[2]	IOD[1]	IOD[0]	TGRD Register Function	MTIOC4D Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU4.TMDR1.BFB bit is set to 1 and MTU4.TGRD register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 22.21 TIORH (MTU6)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC6B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 22.22 TIORL (MTU6)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOD[3]	IOD[2]	IOD[1]	IOD[0]	TGRD Register Function	MTIOC6D Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU6.TMDR1.BFB bit is set to 1 and MTU6.TGRD register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 22.23 TIORH (MTU7)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC7B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 22.24 TIORL (MTU7)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOD[3]	IOD[2]	IOD[1]	IOD[0]	TGRD Register Function	MTIOC7D Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU7.TMDR1.BFB bit is set to 1 and MTU7.TGRD register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 22.25 TIORH (MTU9)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC9B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	x	x		Capture input source is the clock source for counting in MTU2. Input capture on counting up or down by MTU2.TCNT.*1

x: Don't care

Note 1. When PCLKC/1 is selected as the count clock for MTU2, MTU9 input capture is not generated. Do not select PCLKC/1 as the count clock for MTU2.

Table 22.26 TIORL (MTU9)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOD[3]	IOD[2]	IOD[1]	IOD[0]	TGRD Register Function	MTIOC9D Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register*1	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	x	x		Capture input source is the clock source for counting in MTU2. Input capture on counting up or down by MTU2.TCNT.*2

x: Don't care

Note 1. When the MTU9.TMDR1.BFB bit is set to 1 and the MTU9.TGRD register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note 2. When PCLKC/1 is selected as the count clock for MTU2, MTU9 input capture is not generated. Do not select PCLKC/1 as the count clock for MTU2.

Table 22.27 TIORH (MTU0)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC0A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0		Input capture register
1	0	0	1	Input capture at falling edge.	
1	0	1	x	Input capture at both edges.	
1	1	0	x	Capture input source is the clock source for counting in MTU1. Input capture on counting up or down by MTU1.TCNT (LWA = 0) or MTU1.TCNTLW (LWA = 1).*1	

x: Don't care

Note 1. When PCLKC/1 is selected as the count clock for MTU1, MTU0 input capture is not generated. Do not select PCLKC/1 as the count clock for MTU1.

Table 22.28 TIORL (MTU0)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRC Register Function	MTIOC0C Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0		Input capture register*1
1	0	0	1	Input capture at falling edge.	
1	0	1	x	Input capture at both edges.	
1	1	x	x	Capture input source is the clock source for counting in MTU1. Input capture on counting up or down by MTU1.TCNT (LWA = 0) or MTU1.TCNTLW (LWA = 1).*2	

x: Don't care

Note 1. When the MTU0.TMDR1.BFB bit is set to 1 and MTU0.TGRC register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note 2. When PCLKC/1 is selected as the count clock for MTU1, MTU0 input capture is not generated. Do not select PCLKC/1 as the count clock for MTU1.

Table 22.29 TIOR (MTU1)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA/TGRALW Register Function	MTIOC1A Pin Function
0	0	0	0	Output compare register (only available when LWA = 0)	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	x	x		Input capture at generation of MTU0.TGRA compare match/input capture.

x: Don't care

Table 22.30 TIOR (MTU2)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC2A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 22.31 TIORH (MTU3)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC3A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 22.32 TIORL (MTU3)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRC Register Function	MTIOC3C Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU3.TMDR1.BFB bit is set to 1 and MTU3.TGRC register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 22.33 TIORH (MTU4)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC4A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 22.34 TIORL (MTU4)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRC Register Function	MTIOC4C Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU4.TMDR1.BFB bit is set to 1 and MTU4.TGRC register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 22.35 TIORH (MTU6)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC6A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 22.36 TIORL (MTU6)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRC Register Function	MTIOC6C Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU6.TMDR1.BFB bit is set to 1 and MTU6.TGRC register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 22.37 TIORH (MTU7)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC7A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 22.38 TIORL (MTU7)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRC Register Function	MTIOC7C Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU7.TMDR1.BFB bit is set to 1 and MTU7.TGRC register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 22.39 TIORH (MTU9)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC9A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	0	x		Capture input source is the clock source for counting in MTU2. Input capture on counting up or down by MTU2.TCNT.*1

x: Don't care

Note 1. When PCLKC/1 is selected as the count clock for MTU2, MTU9 input capture is not generated. Do not select PCLKC/1 as the count clock for MTU2.

Table 22.40 TIORL (MTU9)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRC Register Function	MTIOC9C Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register*1	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	x	x		Capture input source is the clock source for counting in MTU2. Input capture on counting up or down by MTU2.TCNT.*2

x: Don't care

Note 1. When the MTU9.TMDR1.BFA bit is set to 1 and the MTU9.TGRC register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note 2. When PCLKC/1 is selected as the count clock for MTU2, MTU9 input capture is not generated. Do not select PCLKC/1 as the count clock for MTU2.

Table 22.41 TIORU, TIORV, and TIORW (MTU5)

Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Description
IOC[4]	IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRU, TGRV, TGRW Registers Function
					MTIC5U, MTIC5V, MTIC5W Pin Function
0	0	0	0	0	Output compare register
					No function
0	0	0	0	1	
					Setting prohibited
0	0	0	1	x	
					Setting prohibited
0	0	1	x	x	
					Setting prohibited
0	1	x	x	x	
					Setting prohibited
1	0	0	0	0	Input capture register*1
					Setting prohibited
1	0	0	0	1	
					Input capture at rising edge.
1	0	0	1	0	
					Input capture at falling edge.
1	0	0	1	1	
					Input capture at both edges.
1	0	1	x	x	
					Setting prohibited
1	1	0	0	0	
					Setting prohibited
1	1	0	0	1	
					Measurement of low pulse width of external input signal. Capture at trough in complementary PWM mode.
1	1	0	1	0	
					Measurement of low pulse width of external input signal. Capture at crest of complementary PWM mode.
1	1	0	1	1	
					Measurement of low pulse width of external input signal. Capture at crest and trough of complementary PWM mode.
1	1	1	0	0	
					Setting prohibited
1	1	1	0	1	
					Measurement of high pulse width of external input signal. Capture at trough in complementary PWM mode.
1	1	1	1	0	
					Measurement of high pulse width of external input signal. Capture at crest of complementary PWM mode.
1	1	1	1	1	
					Measurement of high pulse width of external input signal. Capture at crest and trough of complementary PWM mode.

x: Don't care

Note 1. Set the IOC[4:0] bits to 19h, 1Ah, 1Bh, 1Dh, 1Eh, or 1Fh only when using external pulse width measurement or only when using dead time compensation linked with MTU6 and MTU7. For details, refer to section 22.3.11, External Pulse Width Measurement and section 22.3.12, Dead Time Compensation.

22.2.7 Timer Compare Match Clear Register (TCNTCMPCLR)

Address(es): MTU5.TCNTCMPCLR 000C 1CB6h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	CMPCLR5U	CMPCLR5V	CMPCLR5W
Value after reset:	0	0	0	0	0	0	0	0


Bit	Symbol	Bit Name	Description	R/W
b0	CMPCLR5W	TCNT Compare Clear 5W	0: Disables MTU5.TCNTW to be cleared to 0000h at MTU5.TCNTW and MTU5.TGRW compare match or input capture 1: Enables MTU5.TCNTW to be cleared to 0000h at MTU5.TCNTW and MTU5.TGRW compare match or input capture	R/W
b1	CMPCLR5V	TCNT Compare Clear 5V	0: Disables MTU5.TCNTV to be cleared to 0000h at MTU5.TCNTV and MTU5.TGRV compare match or input capture 1: Enables MTU5.TCNTV to be cleared to 0000h at MTU5.TCNTV and MTU5.TGRV compare match or input capture	R/W
b2	CMPCLR5U	TCNT Compare Clear 5U	0: Disables MTU5.TCNTU to be cleared to 0000h at MTU5.TCNTU and MTU5.TGRU compare match or input capture 1: Enables MTU5.TCNTU to be cleared to 0000h at MTU5.TCNTU and MTU5.TGRU compare match or input capture	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TCNTCMPCLR specifies requests to clear MTU5.TCNTU, MTU5.TCNTV, and MTU5.TCNTW. The MTU has one TCNTCMPCLR (on MTU5).

22.2.8 Timer Interrupt Enable Register (TIER)


- MTU1.TIER, MTU2.TIER

Address(es): MTU1.TIER 000C 1384h, MTU2.TIER 000C 1404h




- MTU0.TIER, MTU3.TIER, MTU6.TIER, MTU9.TIER

Address(es): MTU0.TIER 000C 1304h, MTU3.TIER 000C 1208h, MTU6.TIER 000C 1A08h, MTU9.TIER 000C 1584h



- MTU4.TIER, MTU7.TIER

Address(es): MTU4.TIER 000C 1209h, MTU7.TIER 000C 1A09h



Bit	Symbol	Bit Name	Description	R/W
b0	TGIEA	TGR Interrupt Enable A	0: Interrupt requests (TGIA) disabled 1: Interrupt requests (TGIA) enabled	R/W
b1	TGIEB	TGR Interrupt Enable B	0: Interrupt requests (TGIB) disabled 1: Interrupt requests (TGIB) enabled	R/W
b2	TGIEC	TGR Interrupt Enable C	0: Interrupt requests (TGIC) disabled 1: Interrupt requests (TGIC) enabled	R/W
b3	TGIED	TGR Interrupt Enable D	0: Interrupt requests (TGID) disabled 1: Interrupt requests (TGID) enabled	R/W
b4	TCIEV	Overflow Interrupt Enable	0: Interrupt requests (TCIV) disabled 1: Interrupt requests (TCIV) enabled	R/W
b5	TCIEU	Underflow Interrupt Enable	0: Interrupt requests (TCIU) disabled 1: Interrupt requests (TCIU) enabled	R/W
b6	TTGE2	A/D Conversion Start Request Enable 2	0: A/D conversion start request generation by MTUn.TCNT underflow (trough) disabled 1: A/D conversion start request generation by MTUn.TCNT underflow (trough) enabled	R/W
b7	TTGE	A/D Conversion Start Request Enable	0: A/D conversion start request generation disabled 1: A/D conversion start request generation enabled	R/W

n = 4, 7

The TIER register enables or disables interrupt requests from each channel. The MTU has a total of eleven TIER registers, two for MTU0 and MTU9 and one each for MTU1 to MTU7.

TGIEA and TGIEB Bits (TGR Interrupt Enable A and B)

Each bit enables or disables interrupt requests (TGIm) (m = A, B).

TGIEC and TGIED Bits (TGR Interrupt Enable C and D)

Each bit enables or disables an interrupt request (TGIm) (m = C, D).

In MTU1 and MTU2, these bits are reserved. They are read as 0. The write value should be 0.

TCIEV Bit (Overflow Interrupt Enable)

This bit enables or disables interrupt requests (TCIV).

TCIEU Bit (Underflow Interrupt Enable)

This bit enables or disables interrupt requests (TCIU).

In MTU0, MTU3, MTU4, MTU6, MTU7, and MTU9, this bit is reserved. It is read as 0. The write value should be 0.

TTGE2 Bit (A/D Conversion Start Request Enable 2)

This bit enables or disables generation of A/D conversion start requests by MTUn.TCNT underflow (trough) in complementary PWM mode (n = 4, 7).

In MTU0 to MTU3, MTU6, and MTU9, this bit is reserved. It is read as 0. The write value should be 0.

TTGE Bit (A/D Conversion Start Request Enable)

This bit enables or disables generation of A/D conversion start requests by TGRA input capture/compare match.

- MTU0.TIER2, MTU9.TIER2

Address(es): MTU0.TIER2 000C 1324h, MTU9.TIER2 000C 15A4h

	b7	b6	b5	b4	b3	b2	b1	b0
	TTGE2	—	—	—	—	—	TGIEF	TGIEE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TGIEE	TGR Interrupt Enable E	0: Interrupt requests (TGIE) disabled 1: Interrupt requests (TGIE) enabled	R/W
b1	TGIEF	TGR Interrupt Enable F	0: Interrupt requests (TGIF) disabled 1: Interrupt requests (TGIF) enabled	R/W
b6 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	TTGE2	A/D Conversion Start Request Enable 2	0: A/D conversion start request generation by compare match between MTU0.TCNT and MTU0.TGRE, and MTU9.TCNT and MTU9.TGRE disabled 1: A/D conversion start request generation by compare match between MTU0.TCNT and MTU0.TGRE, and MTU9.TCNT and MTU9.TGRE enabled	R/W

TGIEE and TGIEF Bits (TGR Interrupt Enable E and F)

Each bit enables or disables interrupt requests by compare match between MTU0.TCNT and MTU0.TGRm, and MTU9.TCNT and MTU9.TGRm (m = E, F).

TTGE2 Bit (A/D Conversion Start Request Enable 2)

Each bit enables or disables A/D conversion start requests by compare match between MTU0.TCNT and MTU0.TGRE, and MTU9.TCNT and MTU9.TGRE.

- MTU5.TIER

Address(es): MTU5.TIER 000C 1CB2h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	TGIE5 U	TGIE5 V	TGIE5 W

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	TGIE5W	TGR Interrupt Enable 5W	0: Interrupt requests TGIW5 disabled 1: Interrupt requests TGIW5 enabled	R/W
b1	TGIE5V	TGR Interrupt Enable 5V	0: Interrupt requests TGIV5 disabled 1: Interrupt requests TGIV5 enabled	R/W
b2	TGIE5U	TGR Interrupt Enable 5U	0: Interrupt requests TGIU5 disabled 1: Interrupt requests TGIU5 enabled	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TGIE5m Bits (TGR Interrupt Enable 5m)

Each bit enables or disables interrupt requests (TGIm5) (m = U, V, W).

22.2.9 Timer Status Register (TSR)

- MTU1.TSR, MTU2.TSR

Address(es): MTU1.TSR 000C 1385h, MTU2.TSR 000C 1405h

b7	b6	b5	b4	b3	b2	b1	b0
TCFD	—	—	—	—	—	—	—

Value after reset: 1 1 0 0 0 0 0 0

- MTU3.TSR, MTU4.TSR, MTU6.TSR, MTU7.TSR

Address(es): MTU3.TSR 000C 122Ch, MTU4.TSR 000C 122Dh, MTU6.TSR 000C 1A2Ch, MTU7.TSR 000C 1A2Dh

b7	b6	b5	b4	b3	b2	b1	b0
TCFD	—	—	—	—	—	—	—

Value after reset: 1 1 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	The read value is undefined. The write value should be 1.	R/W
b6	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b7	TCFD	Count Direction Flag	0: TCNT counts down 1: TCNT counts up	R

TSR indicates the states of each of the channels. The MTU has a total of six TSR registers, one each for MTU1 to MTU4, MTU6, and MTU7.


TCFD Flag (Count Direction Flag)

Status flag that indicates the direction in which TCNT is counting in MTU1 to MTU4, MTU6, and MTU7.

22.2.10 Timer Buffer Operation Transfer Mode Register (TBTM)


- MTU0.TBTM, MTU9.TBTM

Address(es): MTU0.TBTM 000C 1326h, MTU9.TBTM 000C 15A6h



- MTU3.TBTM, MTU4.TBTM, MTU6.TBTM, MTU7.TBTM

Address(es): MTU3.TBTM 000C 1238h, MTU4.TBTM 000C 1239h, MTU6.TBTM 000C 1A38h, MTU7.TBTM 000C 1A39h



Bit	Symbol	Bit Name	Description	R/W
b0	TTSA	Timing Select A	0: When compare match A occurs in each channel, data is transferred from TGRC to TGRA 1: When TCNT is cleared in each channel, data is transferred from TGRC to TGRA	R/W
b1	TTSB	Timing Select B	0: When compare match B occurs in each channel, data is transferred from TGRD to TGRB 1: When TCNT is cleared in each channel, data is transferred from TGRD to TGRB	R/W
b2	TTSE	Timing Select E	0: When compare match E occurs in MTU0 or MTU9, data is transferred from MTU0.TGRF to MTU0.TGRE or MTU9.TGRF to MTU9.TGRE 1: When MTU0.TCNT or MTU9.TCNT is cleared, data is transferred from MTU0.TGRF to MTU0.TGRE or MTU9.TGRF to MTU9.TGRE	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TBTM specifies the timing for transferring data from the buffer register to the timer general register in PWM mode. The MTU has a total of six TBTM registers, one each for MTU0, MTU3, MTU4, MTU6, MTU7, and MTU9.

TTSA Bit (Timing Select A)

This bit specifies the timing for transferring data from TGRC to TGRA in each channel when they are used together for buffer operation. When a channel is not set to PWM mode, do not set the TTSA bit in the channel to 1.

TTSB Bit (Timing Select B)

This bit specifies the timing for transferring data from TGRD to TGRB in each channel when they are used together for buffer operation. When a channel is not set to PWM mode, do not set the TTSB bit in the channel to 1.

TTSE Bit (Timing Select E)

This bit specifies the timing for transferring data from MTU0.TGRF to MTU0.TGRE or MTU9.TGRF to MTU9.TGRE when they are used together for buffer operation.

In MTU3, MTU4, MTU6, and MTU7, this bit is reserved. It is read as 0 and the write value should be 0. When a channel is not set to PWM mode, do not set the TTSE bit in the channel to 1.

22.2.11 Timer Input Capture Control Register (TICCR)

Address(es): MTU1.TICCR 000C 1390h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	I2BE	I2AE	I1BE	I1AE

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	I1AE	Input Capture Enable	0: Does not include the MTIOC1A pin in the MTU2.TGRA input capture conditions 1: Includes the MTIOC1A pin in the MTU2.TGRA input capture conditions	R/W
b1	I1BE	Input Capture Enable	0: Does not include the MTIOC1B pin in the MTU2.TGRB input capture conditions 1: Includes the MTIOC1B pin in the MTU2.TGRB input capture conditions	R/W
b2	I2AE	Input Capture Enable	0: Does not include the MTIOC2A pin in the MTU1.TGRA input capture conditions 1: Includes the MTIOC2A pin in the MTU1.TGRA input capture conditions	R/W
b3	I2BE	Input Capture Enable	0: Does not include the MTIOC2B pin in the MTU1.TGRB input capture conditions 1: Includes the MTIOC2B pin in the MTU1.TGRB input capture conditions	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TICCR specifies input capture conditions when MTU1.TCNT and MTU2.TCNT are cascaded. The MTU has one TICCR for MTU1.

22.2.12 Timer Synchronous Clear Register (TSYCR)

Address(es): MTU6.TSYCR 000C 1A50h

b7	b6	b5	b4	b3	b2	b1	b0
CE0A	CE0B	CE0C	CE0D	CE1A	CE1B	CE2A	CE2B

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	CE2B	Clear Enable 2B	0: Disables counter clearing by the MTU2.TGIB2 interrupt generation timing. 1: Enables counter clearing by the MTU2.TGIB2 interrupt generation timing.	R/W
b1	CE2A	Clear Enable 2A	0: Disables counter clearing by the MTU2.TGIA2 interrupt generation timing* ¹ . 1: Enables counter clearing by the MTU2.TGIA2 interrupt generation timing* ¹ .	R/W
b2	CE1B	Clear Enable 1B	0: Disables counter clearing by the MTU1.TGIB1 interrupt generation timing* ¹ . 1: Enables counter clearing by the MTU1.TGIB1 interrupt generation timing* ¹ .	R/W
b3	CE1A	Clear Enable 1A	0: Disables counter clearing by the MTU1.TGIA1 interrupt generation timing* ¹ . 1: Enables counter clearing by the MTU1.TGIA1 interrupt generation timing* ¹ .	R/W
b4	CE0D	Clear Enable 0D	0: Disables counter clearing by the MTU0.TGID0 interrupt generation timing* ¹ . 1: Enables counter clearing by the MTU0.TGID0 interrupt generation timing* ¹ .	R/W
b5	CE0C	Clear Enable 0C	0: Disables counter clearing by the MTU0.TGIC0 interrupt generation timing* ¹ . 1: Enables counter clearing by the MTU0.TGIC0 interrupt generation timing* ¹ .	R/W
b6	CE0B	Clear Enable 0B	0: Disables counter clearing by the MTU0.TGIB0 interrupt generation timing* ¹ . 1: Enables counter clearing by the MTU0.TGIB0 interrupt generation timing* ¹ .	R/W
b7	CE0A	Clear Enable 0A	0: Disables counter clearing by the MTU0.TGIA0 interrupt generation timing* ¹ . 1: Enables counter clearing by the MTU0.TGIA0 interrupt generation timing* ¹ .	R/W

Note 1. This does not depend on the TIERn.TGIEm bit setting. (n = 0, 1, 2; m = A, B, C, D)


TSYCR specifies synchronous clear conditions for MTU6.TCNT and MTU7.TCNT. The MTU has one TSYCR for MTU1.

CE_nm Bits (Clear Enable nm; n = 0, 1, 2; m = A, B, C, D)

These bits enable or disable counter clearing by the MTU_n.TGI_mn interrupt generation timing.

22.2.13 Timer Counter (TCNT)

Address(es): MTU0.TCNT 000C 1306h, MTU1.TCNT 000C 1386h, MTU2.TCNT 000C 1406h, MTU3.TCNT 000C 1210h, MTU4.TCNT 000C 1212h, MTU5.TCNTU 000C 1C80h, MTU5.TCNTV 000C 1C90h, MTU5.TCNTW 000C 1CA0h, MTU6.TCNT 000C 1A10h, MTU7.TCNT 000C 1A12h, MTU9.TCNT 000C 1586h



Note: TCNT must not be accessed in 8 bits; it should be accessed in 16 bits.


TCNT is a 16-bit readable/writable counter. The MTU has a total of 11 TCNT counters, one each for MTU0 to MTU4, MTU6, MTU7, and MTU9 and three (MTU5.TCNTU, TCNTV, and TCNTW) for MTU5. The TCNT counters in MTU0 to MTU4, MTU6, MTU7, and MTU9 are initialized to 0000h by a reset. MTU5.TCNTU, MTU5.TCNTV, and MTU5.TCNTW are initialized to 0000h by a reset.

In MTU0 to MTU4, MTU6, MTU7, and MTU9, the TCNT counters must not be accessed in 8-bit units; they should be accessed in 16-bit units.

The MTU1.TCNT and MTU2.TCNT counters are read as 0000h when TMDR3.LWA is 1. Refer to section 22.2.5, Timer Mode Register 3 (TMDR3) for details.

22.2.14 Timer Longword Counter (TCNTLW)

Address(es): MTU1.TCNTLW 000C 13A0h




Note: TCNTLW must not be accessed in 8 or 16 bits; it should be accessed in 32 bits.

The TCNTLW counter is a 32-bit readable/writable counter. Only one counter of this type is provided, and is formed by combining MTU1.TCNT and MTU2.TCNT. Such operation is only effective when TMDR3.LWA is 1. The TCNTLW counter is initialized to 0000 0000h by a reset. This counter is read as 0000 0000h when TMDR3.LWA is 0. Refer to section 22.2.5, Timer Mode Register 3 (TMDR3) for details. This register can only be used in 32-bit phase counting mode.

22.2.15 Timer General Register m (TGRm) (m = A, B, C, D, E, F, U, V, W)

Address(es): MTU0.TGRA 000C 1308h, MTU0.TGRB 000C 130Ah, MTU0.TGRC 000C 130Ch, MTU0.TGRD 000C 130Eh, MTU0.TGRE 000C 1320h, MTU0.TGRF 000C 1322h, MTU1.TGRA 000C 1388h, MTU1.TGRB 000C 138Ah, MTU2.TGRA 000C 1408h, MTU2.TGRB 000C 140Ah, MTU3.TGRA 000C 1218h, MTU3.TGRB 000C 121Ah, MTU3.TGRC 000C 1224h, MTU3.TGRD 000C 1226h, MTU3.TGRE 000C 1272h, MTU4.TGRA 000C 121Ch, MTU4.TGRB 000C 121Eh, MTU4.TGRC 000C 1228h, MTU4.TGRD 000C 122Ah, MTU4.TGRE 000C 1274h, MTU4.TGRF 000C 1276h, MTU5.TGRU 000C 1C82h, MTU5.TGRV 000C 1C92h, MTU5.TGRW 000C 1CA2h, MTU6.TGRA 000C 1A18h, MTU6.TGRB 000C 1A1Ah, MTU6.TGRC 000C 1A24h, MTU6.TGRD 000C 1A26h, MTU6.TGRE 000C 1A72h, MTU7.TGRA 000C 1A1Ch, MTU7.TGRB 000C 1A1Eh, MTU7.TGRC 000C 1A28h, MTU7.TGRD 000C 1A2Ah, MTU7.TGRE 000C 1A74h, MTU7.TGRF 000C 1A76h, MTU9.TGRA 000C 1588h, MTU9.TGRB 000C 158Ah, MTU9.TGRC 000C 158Ch, MTU9.TGRD 000C 158Eh, MTU9.TGRE 000C 15A0h, MTU9.TGRF 000C 15A2h



Note: TGR must not be accessed in 8 bits; it should be accessed in 16 bits. The initial value of TGR is FFFFh.

The TGR register is 16-bit readable/writable register. The MTU has a total of 41 TGR registers, six for MTU0 and MTU9, two each for MTU1 and MTU2, five each for MTU3 and MTU6, six each for MTU4 and MTU7, and three for MTU5.


The TGRA, TGRB, TGRC, and TGRD registers function as either output compare or input capture registers. The TGRC and TGRD registers for MTU0, MTU3, MTU4, MTU6, MTU7, and MTU9 can also be designated for operation as buffer registers. TGR buffer register combinations are TGRA and TGRC, and TGRB and TGRD.

MTU0.TGRE and MTU0.TGRF, and MTU9.TGRE and MTU9.TGRF function as compare registers. When the MTU0.TCNT count matches the MTU0.TGRE value or the MTU9.TCNT count matches the MTU9.TGRE value, an A/D conversion start request can be issued. The TGRF register can also be designated for operation as a buffer register. TGR buffer register combination is TGRE and TGRF. MTU5.TGRU, MTU5.TGRV, and MTU5.TGRW function as compare match, input capture, or external pulse width measurement registers.

The MTU1.TGRA, MTU2.TGRA, MTU1.TGRB, and MTU2.TGRB registers are read as 0000h when TMDR3.LWA is 1. Refer to section 22.2.5, Timer Mode Register 3 (TMDR3) for details.

22.2.16 Timer Longword General Register m (TGRmLW) (m = A, B)

Address(es): MTU1.TGRALW 000C 13A4h, MTU1.TGRBLW 000C 13A8h



Note: TGRALW and TGRBLW must not be accessed in 8 or 16 bits; it should be accessed in 32 bits.

The TGRmLW register is a 32-bit readable/writable register. Two general registers of this type are provided, and are formed by combining MTU1.TGRm and MTU2.TGRm. Such operation is only effective when TMDR3.LWA is 1. The TGRmLW register is initialized to FFFF FFFFh by a reset, but it is read as 0000 0000h when TMDR3.LWA is 0. Refer to section 22.2.5, Timer Mode Register 3 (TMDR3) for details.

The TGRALW and TGRBLW registers function as input capture registers which can only be used in 32-bit phase counting mode.

22.2.17 Timer Start Registers (TSTRA, TSTRB, TSTR)

- MTU.TSTRA (for MTU0, MTU1, MTU2, MTU3, MTU4, and MTU9)

Address(es): MTU.TSTRA 000C 1280h

b7	b6	b5	b4	b3	b2	b1	b0
CST4	CST3	—	CST9	—	CST2	CST1	CST0

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	CST0	Counter Start 0	0: MTU0.TCNT counting is stopped 1: MTU0.TCNT performs count operation	R/W
b1	CST1	Counter Start 1	0: MTU1.TCNT counting is stopped 1: MTU1.TCNT performs count operation	R/W
b2	CST2	Counter Start 2	0: MTU2.TCNT counting is stopped 1: MTU2.TCNT performs count operation	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4	CST9	Counter start 9	0: MTU9.TCNT counting is stopped 1: MTU9.TCNT performs count operation	R/W
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	CST3	Counter Start 3	0: MTU3.TCNT counting is stopped 1: MTU3.TCNT performs count operation	R/W
b7	CST4	Counter Start 4	0: MTU4.TCNT counting is stopped 1: MTU4.TCNT performs count operation	R/W

Note: When 1 is written to a bit in TCSYSTR, the corresponding bit in TSTRA is also set to 1 automatically.

The TSTRA register starts or stops TCNT operation in MTU0 to MTU4 and MTU9.

TSTRB starts or stops TCNT operation in MTU6 and MTU7.

TSTR starts or stops TCNT operation in MTU5.

Before setting the operating mode in TMDR1 or setting the TCNT count clock in TCR, be sure to stop the TCNT counter.


CSTn Bits (Counter Start n) (n = 0, 1, 2, 3, 4, 9)

Each bit starts or stops TCNT in the corresponding channel.

If 0 is written to the CSTn bit during operation with the MTIOC pin designated for output, the counter stops. At this time, initial output level specified in the TOCR1A or TOCR2A register is output from the MTIOC pin in complementary PWM mode or reset-synchronized PWM mode. In any mode other than complementary PWM mode and reset synchronous PWM mode, the output compare signal level from the MTIOC pin is retained. If TIOR is written to while the CSTn bit is 0, the pin output level will be changed to the specified initial output value.

- MTU.TSTRB (for MTU6 and MTU7)

Address(es): MTU.TSTRB 000C 1A80h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	CST6	Counter Start 6	0: MTU6.TCNT counting is stopped 1: MTU6.TCNT performs count operation	R/W
b7	CST7	Counter Start 7	0: MTU7.TCNT counting is stopped 1: MTU7.TCNT performs count operation	R/W

Note: When 1 is written to a bit in TCSYSTR, the corresponding bit in TSTRB is also set to 1 automatically.


CSTn Bits (Counter Start n) (n = 6, 7)

Each bit starts or stops TCNT in the corresponding channel.

If 0 is written to the CSTn bit during operation with the MTIOC pin designated for output, the counter stops. At this time the MTIOC pin output the initial output level set in the TOCR1B or TOCR2B register in complementary PWM mode or reset-synchronized PWM mode, but the output compare signal level from the MTIOC pin is retained in the other modes. If TIOR is written to while the CSTn bit is 0, the pin output level will be changed to the specified initial output value.

- MTU5.TSTR

Address(es): MTU5.TSTR 000C 1CB4h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	CSTW5	Counter Start W5	0: MTU5.TCNTW counting is stopped 1: MTU5.TCNTW performs count operation	R/W
b1	CSTV5	Counter Start V5	0: MTU5.TCNTV counting is stopped 1: MTU5.TCNTV performs count operation	R/W
b2	CSTU5	Counter Start U5	0: MTU5.TCNTU counting is stopped 1: MTU5.TCNTU performs count operation	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

22.2.18 Timer Synchronous Register m (TSYRm) (m = A, B)

- MTU.TSYRA (for MTU0 to MTU4 and MTU9)

Address(es): MTU.TSYRA 000C 1281h

b7	b6	b5	b4	b3	b2	b1	b0
SYNC4	SYNC3	—	—	SYNC9	SYNC2	SYNC1	SYNC0
Value after reset:	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SYNC0	Timer Synchronous Operation 0	0: MTU0.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU0.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W
b1	SYNC1	Timer Synchronous Operation 1	0: MTU1.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU1.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W
b2	SYNC2	Timer Synchronous Operation 2	0: MTU2.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU2.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W
b3	SYNC9	Timer Synchronous Operation 9	0: MTU9.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU9.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W
b5, b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	SYNC3	Timer Synchronous Operation 3	0: MTU3.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU3.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W
b7	SYNC4	Timer Synchronous Operation 4	0: MTU4.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU4.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W

TSYRA selects independent operation or synchronous operation of TCNT in MTU0 to MTU4 and MTU9.

TSYRB selects independent operation or synchronous operation of TCNT in MTU6 and MTU7.

A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.

SYNCn Bits (Timer Synchronous Operation n) (n = 0, 1, 2, 3, 4, 9)

Each bit selects whether operation is independent of or synchronized with other channels.

When synchronous operation is selected, the TCNT synchronous setting of multiple channels and synchronous clearing by counter clearing on another channel are possible.

To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of the TCR.CCLR[2:0] bits.

- MTU.TSYRB (for MTU6 and MTU7)

Address(es): MTU.TSYRB 000C 1A81h

b7	b6	b5	b4	b3	b2	b1	b0
SYNC7	SYNC6	—	—	—	—	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	SYNC6	Timer Synchronous Operation 6	0: MTU6.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU6.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W
b7	SYNC7	Timer Synchronous Operation 7	0: MTU7.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU7.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W

SYNCn Bits (Timer Synchronous Operation n) (n = 6, 7)

Each bit selects whether operation is independent of or synchronized with other channels.

When synchronous operation is selected, the TCNT synchronous setting of multiple channels and synchronous clearing by counter clearing on another channel are possible.

To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits TCR.CCLR[2:0].

22.2.19 Timer Counter Synchronous Start Register (TCSYSTR)

Address(es): MTU.TCSYSTR 000C 1282h

b7	b6	b5	b4	b3	b2	b1	b0
SCH0	SCH1	SCH2	SCH3	SCH4	SCH9	SCH6	SCH7
0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b0	SCH7	Synchronous Start 7	0: Does not specify synchronous start for MTU7.TCNT 1: Specifies synchronous start for MTU7.TCNT	R/(W)*1
b1	SCH6	Synchronous Start 6	0: Does not specify synchronous start for MTU6.TCNT 1: Specifies synchronous start for MTU6.TCNT	R/(W)*1
b2	SCH9	Synchronous Start 9	0: Does not specify synchronous start for MTU9.TCNT 1: Specifies synchronous start for MTU9.TCNT	R/(W)*1
b3	SCH4	Synchronous Start 4	0: Does not specify synchronous start for MTU4.TCNT 1: Specifies synchronous start for MTU4.TCNT	R/(W)*1
b4	SCH3	Synchronous Start 3	0: Does not specify synchronous start for MTU3.TCNT 1: Specifies synchronous start for MTU3.TCNT	R/(W)*1
b5	SCH2	Synchronous Start 2	0: Does not specify synchronous start for MTU2.TCNT 1: Specifies synchronous start for MTU2.TCNT	R/(W)*1
b6	SCH1	Synchronous Start 1	0: Does not specify synchronous start for MTU1.TCNT 1: Specifies synchronous start for MTU1.TCNT	R/(W)*1
b7	SCH0	Synchronous Start 0	0: Does not specify synchronous start for MTU0.TCNT 1: Specifies synchronous start for MTU0.TCNT	R/(W)*1

Note 1. Only 1 can be written to this bit. This bit is automatically cleared when the corresponding counter starts.

TCSYSTR specifies synchronous start of the counters.

SCH7 Bit (Synchronous Start 7)

This bit controls synchronous start of MTU7.TCNT.

[Clearing condition]

- When 1 is set to the TSTRB.CST7 bit while SCH7 = 1

SCH6 Bit (Synchronous Start 6)

This bit controls synchronous start of MTU6.TCNT.

[Clearing condition]

- When 1 is set to the TSTRB.CST6 bit while SCH6 = 1

SCH9 Bit (Synchronous Start 9)

This bit controls synchronous start of MTU9.TCNT.

[Clearing condition]

- When 1 is set to the TSTRA.CST9 bit while SCH9 = 1

SCH4 Bit (Synchronous Start 4)

This bit controls synchronous start of MTU4.TCNT.

[Clearing condition]

- When 1 is set to the TSTRA.CST4 bit while SCH4 = 1

SCH3 Bit (Synchronous Start 3)

This bit controls synchronous start of MTU3.TCNT.

[Clearing condition]

- When 1 is set to the TSTRA.CST3 bit while SCH3 = 1

SCH2 Bit (Synchronous Start 2)

This bit controls synchronous start of MTU2.TCNT.

[Clearing condition]

- When 1 is set to the TSTRA.CST2 bit while SCH2 = 1

SCH1 Bit (Synchronous Start 1)

This bit controls synchronous start of MTU1.TCNT.

[Clearing condition]

- When 1 is set to the TSTRA.CST1 bit while SCH1 = 1

SCH0 Bit (Synchronous Start 0)


This bit controls synchronous start of MTU0.TCNT.

[Clearing condition]

- When 1 is set to the TSTRA.CST0 bit while SCH0 = 1

22.2.20 Timer Read/Write Enable Register m (TRWERm) (m = A, B)

Address(es): MTU.TRWERA 000C 1284h, MTU.TRWERB 000C 1A84h



Bit	Symbol	Bit Name	Description	R/W
b0	RWE	Read/Write Enable	0: Read/write access to the registers is disabled 1: Read/write access to the registers is enabled	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TRWERA enables or disables access to the registers and counters that have write-protection capability against accidental modification in MTU3 and MTU4.

TRWERB enables or disables access to the registers and counters that have write-protection capability against accidental modification in MTU6 and MTU7.

RWE Bit (Read/Write Enable)

This bit enables or disables access to the registers that have write-protection capability against accidental modification. [Clearing condition]

- When 0 is written to the RWE bit after reading RWE = 1
- Registers and Counters having Write-Protection Capability against Accidental Modification (TRWERA)
24 registers: MTUn.TCR, MTUn.TCR2, MTUn.TMDR1, MTUn.TIORH, MTUn.TIORL, MTUn.TIER, MTUn.TGRA, MTUn.TGRB, MTU.TOERA, MTU.TOCR1A, MTU.TOCR2A, MTU.TGCRA, MTU.TCDRA, MTU.TDDRA, and MTUn.TCNT (n = 3, 4)
- Registers and Counters having Write-Protection Capability against Accidental Modification (TRWERB)
24 registers: MTUn.TCR, MTUn.TCR2, MTUn.TMDR1, MTUn.TIORH, MTUn.TIORL, MTUn.TIER, MTUn.TGRA, MTUn.TGRB, MTU.TOERB, MTU.TOCR1B, MTU.TOCR2B, MTU.TGCRB, MTU.TCDRB, MTU.TDDRB, and MTUn.TCNT (n = 6, 7)

22.2.21 Timer Output Master Enable Register m (TOERm) (m = A, B)

- MTU.TOERA

Address(es): MTU.TOERA 000C 120Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	OE4D	OE4C	OE3D	OE4B	OE4A	OE3B
Value after reset:	1	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OE3B	Master Enable MTIOC3B	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b1	OE4A	Master Enable MTIOC4A	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b2	OE4B	Master Enable MTIOC4B	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b3	OE3D	Master Enable MTIOC3D	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b4	OE4C	Master Enable MTIOC4C	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b5	OE4D	Master Enable MTIOC4D	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b7, b6	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

Note 1. To output the inactive level from each pin when the MTU output is set to disabled, first set the data direction register (PDR) and port output data register (PODR) of I/O ports to output the inactive level from general I/O ports, and then set the port mode register (PMR) to use general I/O ports. For details, refer to section 20, I/O Ports.


TOERA enables or disables output settings for output pins MTIOC4D, MTIOC4C, MTIOC3D, MTIOC4B, MTIOC4A, and MTIOC3B.

These pins do not output correctly if the bits in the TOERA register have not been set. In MTU3 and MTU4, set TOERA prior to setting TIOR.

Set MTU.TOERA after setting the CST3 and CST4 bits in MTU.TSTRA to 0 (refer to Figure 22.43 and Figure 22.47).

• MTU.TOERB

Address(es): MTU.TOERB 000C 1A0Ah



Value after reset: 1 1 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	OE6B	Master Enable MTIOC6B	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b1	OE7A	Master Enable MTIOC7A	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b2	OE7B	Master Enable MTIOC7B	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b3	OE6D	Master Enable MTIOC6D	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b4	OE7C	Master Enable MTIOC7C	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b5	OE7D	Master Enable MTIOC7D	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b7, b6	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

Note 1. To output the inactive level from each pin when the MTU output is set to disabled, first set the data direction register (PDR) and port output data register (PODR) of I/O ports to output the inactive level from general I/O ports, and then set the port mode register (PMR) to use general I/O ports. For details, refer to section 20, I/O Ports.


TOERB enables or disables output settings for output pins MTIOC7D, MTIOC7C, MTIOC6D, MTIOC7B, MTIOC7A, and MTIOC6B.

These pins do not output correctly if the bits in the TOERB register have not been set. In MTU6, and MTU7, set TOERB prior to setting TIOR.

Set MTU.TOERB after setting the CST6 and CST7 bits in MTU.TSTRB to 0 (refer to Figure 22.43 and Figure 22.47).

22.2.22 Timer Output Control Register 1m (TOCR1m) (m = A, B)

Address(es): MTU.TOCR1A 000C 120Eh, MTU.TOCR1B 000C 1A0Eh



Bit	Symbol	Bit Name	Description	R/W
b0	OLSP	Output Level Select P*1, *3	Refer to Table 22.42.	R/W
b1	OLSN	Output Level Select N*1, *3	Refer to Table 22.43.	R/W
b2	TOCS	TOC Select	0: TOCR1m setting is selected (m = A, B) 1: TOCR2m setting is selected	R/W
b3	TOCL	TOC Register Write Protection*2, *4	0: Write access to the TOCS, OLSN, and OLSP bits is enabled 1: Write access to the TOCS, OLSN, and OLSP bits is disabled	R/W
b5, b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	PSYE	PWM Synchronous Output Enable	0: Toggle output is disabled 1: Toggle output is enabled	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Note 1. Setting the TOCR1m.TOCS bit to 0 makes this bit setting valid.

Note 2. Setting the TOCR1m.TOCL bit to 1 prevents accidental modification when the CPU goes out of control.

Note 3. If dead-time is not generated, the negative-phase output is the exact inverse of the positive-phase output. In this case, only the OLSP bit is valid.

Note 4. This bit can be set to 1 only once after a reset. After 1 is written, 0 cannot be written to the bit.

TOCR1A and TOCR1B enable or disable PWM-synchronized toggle output in complementary PWM mode and reset-synchronized PWM mode, and control inversion of PWM output level.

OLSP Bit (Output Level Select P)

This bit selects the positive-phase output level in reset-synchronized PWM mode and complementary PWM mode. The initial output is selected while the counter is stopped.

OLSN Bit (Output Level Select N)

This bit selects the negative-phase output level in reset-synchronized PWM mode and complementary PWM mode. The initial output is selected while the counter is stopped.

TOCS Bit (TOC Select)

This bit selects either the TOCR1m or TOCR2m (m = A, B) setting to be used for the output level in complementary PWM mode and reset-synchronized PWM mode.

TOCL Bit (TOC Register Write Protection)

This bit enables or disables write access to the TOCS, OLSN, and OLSP bits in TOCR1m (m = A, B).

PSYE Bit (PWM Synchronous Output Enable)

This bit enables or disables toggle output synchronized with the PWM period from the MTIOC3A or MTIOC6A pin.

Table 22.42 Output Level Select Function

Bit 0	Function			
OLSP	Initial Output	Active Level	Compare Match Output	
			Up-Counting	Down-Counting
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

Table 22.43 Output Level Select Function

Bit 1	Function			
OLSN	Initial Output	Active Level	Compare Match Output	
			Up-Counting	Down-Counting
0	High level	Low level	High level	Low level
1	Low level	High level	Low level	High level

Note: The initial output value of negative-phase waveform changes to an active level after the dead time has passed since counting starts.

Figure 22.3 shows an example of output in complementary PWM mode (one phase) when OLSN = 1 and OLSP = 1.





Figure 22.3 Example of Output in Complementary PWM Mode

22.2.23 Timer Output Control Register 2m (TOCR2m) (m = A, B)

Address(es): MTU.TOCR2A 000C 120Fh, MTU.TOCR2B 000C 1A0Fh



Bit	Symbol	Bit Name	Description	R/W
b0	OLS1P	Output Level Select 1P*1, *2	This bit selects the output level on MTIOC3B or MTIOC6B in reset-synchronized PWM mode and complementary PWM mode. Refer to Table 22.44.	R/W
b1	OLS1N	Output Level Select 1N*1, *2	This bit selects the output level on MTIOC3D or MTIOC6D in reset-synchronized PWM mode and complementary PWM mode. Refer to Table 22.45.	R/W
b2	OLS2P	Output Level Select 2P*1, *2	This bit selects the output level on MTIOC4A or MTIOC7A in reset-synchronized PWM mode and complementary PWM mode. Refer to Table 22.46.	R/W
b3	OLS2N	Output Level Select 2N*1, *2	This bit selects the output level on MTIOC4C or MTIOC7C in reset-synchronized PWM mode and complementary PWM mode. Refer to Table 22.47.	R/W
b4	OLS3P	Output Level Select 3P*1, *2	This bit selects the output level on MTIOC4B or MTIOC7B in reset-synchronized PWM mode and complementary PWM mode. Refer to Table 22.48.	R/W
b5	OLS3N	Output Level Select 3N*1, *2	This bit selects the output level on MTIOC4D or MTIOC7D in reset-synchronized PWM mode and complementary PWM mode. Refer to Table 22.49.	R/W
b7, b6	BF[1:0]	TOLBR Buffer Transfer Timing Select	These bits select the timing for transferring data from TOLBRm to TOCR2m. Refer to Table 22.50 for details.	R/W

m = A, B

Note 1. Setting the TOCR1m.TOCS bit to 1 makes this bit setting valid.

Note 2. If dead-time is not generated, the negative-phase output is the exact inverse of the positive-phase output. In this case, only the OLSiP bits are valid (i = 1 to 3).

TOCR2A and TOCR2B control inversion of PWM output level in complementary PWM mode and reset-synchronized PWM mode.

The initial output is selected while the counter is stopped.

Table 22.44 MTIOCNB Output Level Select Function

Bit 0	Function			
OLS1P	Initial Output	Active Level	Compare Match Output	
			Up-Counting	Down-Counting
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

n = 3, 6

Table 22.45 MTIOCnD Output Level Select Function

Bit 1	Function			
OLS1N	Initial Output	Active Level	Compare Match Output	
			Up-Counting	Down-Counting
0	High level	Low level	High level	Low level
1	Low level	High level	Low level	High level

n = 3, 6

Note: The initial output value of negative-phase waveform changes to an active level after the dead time has passed since counting starts.

Table 22.46 MTIOCnA Output Level Select Function

Bit 2	Function			
OLS2P	Initial Output	Active Level	Compare Match Output	
			Up-Counting	Down-Counting
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

n = 4, 7

Table 22.47 MTIOCnC Output Level Select Function

Bit 3	Function			
OLS2N	Initial Output	Active Level	Compare Match Output	
			Up-Counting	Down-Counting
0	High level	Low level	High level	Low level
1	Low level	High level	Low level	High level

n = 4, 7

Note: The initial output value of negative-phase waveform changes to an active level after the dead time has passed since counting starts.

Table 22.48 MTIOCnB Output Level Select Function

Bit 4	Function			
OLS3P	Initial Output	Active Level	Compare Match Output	
			Up-Counting	Down-Counting
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

n = 4, 7

Table 22.49 MTIOCnD Output Level Select Function

Bit 5	Function			
OLS3N	Initial Output	Active Level	Compare Match Output	
			Up-Counting	Down-Counting
0	High level	Low level	High level	Low level
1	Low level	High level	Low level	High level

n = 4, 7

Note: The initial output value of negative-phase waveform changes to an active level after the dead time has passed since counting starts.


Table 22.50 Setting of TOCR2m.BF[1:0] Bits

Bit 7	Bit 6	Description	
BF[1]	BF[0]	Complementary PWM Mode	Reset-Synchronized PWM Mode
0	0	Does not transfer data from the buffer register (TOLBRm) to TOCR2m.	Does not transfer data from the buffer register (TOLBRm) to TOCR2m.
0	1	Transfers data from the buffer register (TOLBRm) to TOCR2m at the crest of the MTUn.TCNT count.	Transfers data from the buffer register (TOLBRm) to TOCR2m when MTUk.TCNT or MTUn.TCNT is cleared.
1	0	Transfers data from the buffer register (TOLBRm) to TOCR2m at the trough of the MTUn.TCNT count.	Setting prohibited
1	1	Transfers data from the buffer register (TOLBRm) to TOCR2m at the crest and trough of the MTUn.TCNT count.	Setting prohibited

n = 4, 7; k = 3, 6; m = A, B

22.2.24 Timer Output Level Buffer Register m (TOLBRm) (m = A, B)

Address(es): MTU.TOLBRA 000C 1236h, MTU.TOLBRB 000C 1A36h



Bit	Symbol	Bit Name	Description	R/W
b0	OLS1P	Output Level Select 1P	Specify the buffer value to be transferred to the OLS1P bit in TOCR2m.	R/W
b1	OLS1N	Output Level Select 1N	Specify the buffer value to be transferred to the OLS1N bit in TOCR2m.	R/W
b2	OLS2P	Output Level Select 2P	Specify the buffer value to be transferred to the OLS2P bit in TOCR2m.	R/W
b3	OLS2N	Output Level Select 2N	Specify the buffer value to be transferred to the OLS2N bit in TOCR2m.	R/W
b4	OLS3P	Output Level Select 3P	Specify the buffer value to be transferred to the OLS3P bit in TOCR2m.	R/W
b5	OLS3N	Output Level Select 3N	Specify the buffer value to be transferred to the OLS3N bit in TOCR2m.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

m = A, B

TOLBRA and TOLBRB are buffer registers for TOCR2A and TOCR2B and specify the PWM output level in complementary PWM mode and reset-synchronized PWM mode.

Figure 22.4 shows an example of the PWM output level setting procedure in buffer operation.




Figure 22.4 Example of PWM Output Level Setting Procedure in Buffer Operation

22.2.25 Timer Gate Control Register m (TGCRm) (m = A, B)

Address(es): MTU.TGCRA 000C 120Dh, MTU.TGCRB 000C 1A0Dh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	BDC	N	P	FB	WF	VF	UF
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	UF	Output Phase Switch	These bits turn on or off the positive-phase/negative-phase output. The setting of these bits is valid only when the FB bit is set to 1. In this case, the setting of b0 to b2 is used instead of the external input. Refer to Table 22.51.	R/W
b1	VF			R/W
b2	WF			R/W
b3	FB	External Feedback Signal Enable	0: Output is switched by external input (input sources are TGRA, TGRB, and TGRC input capture signals in MTU0 and MTU9) 1: Output is switched by software (TGCRA and TGCRB's UF, VF, and WF settings)	R/W
b4	P	Positive-Phase Output (P) Control	0: Level output 1: Reset-synchronized PWM or complementary PWM output	R/W
b5	N	Negative-Phase Output (N) Control	0: Level output 1: Reset-synchronized PWM or complementary PWM output	R/W
b6	BDC	Brushless DC Motor	0: Ordinary output 1: Functions of this register are made effective	R/W
b7	—	Reserved	This bit is read as 1. The write value should be 1.	R/W

TGCRA and TGCRB control the output waveform necessary for brushless DC motor control in reset-synchronized PWM mode and complementary PWM mode. TGCRA and TGCRB register settings are ineffective for anything other than complementary PWM mode and reset-synchronized PWM mode.

UF, VF, and WF Bits (Output Phase Switch)

The setting of these bits is valid only when the FB bit is set to 1. In this case, the setting of b0 to b2 is used instead of the external input. Refer to Table 22.51 for details.

FB Bit (External Feedback Signal Enable)

This bit selects whether the positive-/negative-phase output is switched automatically with the TGRA, TGRB, and TGRC input capture signals in MTU0 and MTU9 or by writing 0 or 1 to bits 2 to 0 in TGCRA and TGCRB.

When the TGCRA.FB bit is 0, output of MTU3 and MTU4 can be switched with the TGRA, TGRB, and TGRC input capture signals in MTU0.

When the TGCRB.FB bit is 0, output of MTU6 and MTU7 can be switched with the TGRA, TGRB, and TGRC input capture signals in MTU9.

P Bit (Positive-Phase Output (P) Control)

This bit selects the level output or the reset-synchronized PWM/complementary PWM output for the positive-phase output pins (MTIOC3B, MTIOC4A, MTIOC4B, MTIOC6B, MTIOC7A, and MTIOC7B pins).

N Bit (Negative-Phase Output (N) Control)

This bit selects the level output or the reset-synchronized PWM/complementary PWM output for the negative-phase output pins (MTIOC3D, MTIOC4C, MTIOC4D, MTIOC6D, MTIOC7C, and MTIOC7D pins).

BDC Bit (Brushless DC Motor)


This bit selects whether to make the functions of TGCRA and TGCRB effective or ineffective.

Table 22.51 Output Level Select Function

Bit 2	Bit 1	Bit 0	Function					
			MTIOC3B, MTIOC6B	MTIOC4A, MTIOC7A	MTIOC4B, MTIOC7B	MTIOC3D, MTIOC6D	MTIOC4C, MTIOC7C	MTIOC4D, MTIOC7D
WF	VF	UF	U Phase	V Phase	W Phase	U Phase	V Phase	W Phase
0	0	0	OFF	OFF	OFF	OFF	OFF	OFF
0	0	1	ON	OFF	OFF	OFF	OFF	ON
0	1	0	OFF	ON	OFF	ON	OFF	OFF
0	1	1	OFF	ON	OFF	OFF	OFF	ON
1	0	0	OFF	OFF	ON	OFF	ON	OFF
1	0	1	ON	OFF	OFF	OFF	ON	OFF
1	1	0	OFF	OFF	ON	ON	OFF	OFF
1	1	1	OFF	OFF	OFF	OFF	OFF	OFF

22.2.26 Timer Subcounter m (TCNTSm) (m = A, B)

Address(es): MTU.TCNTSA 000C 1220h, MTU.TCNTSB 000C 1A20h



Note: TCNTSA and TCNTSB must not be accessed in 8 bits; it should be accessed in 16 bits.

TCNTSA and TCNTSB are 16-bit read-only counters used only in complementary PWM mode. The initial value of TCNTSA and TCNTSB after a reset is 0000h.

22.2.27 Timer Period Data Register m (TCDRm) (m = A, B)

Address(es): MTU.TCDRA 000C 1214h, MTU.TCDRB 000C 1A14h




Note: TCDRA and TCDRB must not be accessed in 8 bits; it should be accessed in 16 bits.

TCDRA and TCDRB are 16-bit readable/writable registers used only in complementary PWM mode. Set half the PWM carrier period as the TCDRA and TCDRB values. The TCDRA and TCDRB registers are constantly compared with the TCNTSA and TCNTSB counters in complementary PWM mode, respectively. When a match occurs, the TCNTSA and TCNTSB counters switch the count direction (down-count to up-count). The initial value of TCDRA and TCDRB after a reset is FFFFh.

22.2.28 Timer Period Buffer Register m (TCBRm) (m = A, B)

Address(es): MTU.TCBRA 000C 1222h, MTU.TCBRB 000C 1A22h




Note: TCBRA and TCBRB must not be accessed in 8 bits; it should be accessed in 16 bits.

TCBRA and TCBRB are 16-bit readable/writable registers, used only in complementary PWM mode, that function as buffer registers for TCDRA and TCDRB. The TCBRA and TCBRB values are transferred to TCDRA and TCDRB with the transfer timing set in TMDR1. The initial value of TCBRA and TCBRB after a reset is FFFFh.

22.2.29 Timer Dead Time Data Register m (TDDRm) (m = A, B)

Address(es): MTU.TDDRA 000C 1216h, MTU.TDDRb 000C 1A16h




Note: TDDRA and TDDRb must not be accessed in 8 bits; it should be accessed in 16 bits.

TDDRA and TDDRb are 16-bit readable/writable registers, used only in complementary PWM mode, that specify the MTU3.TCNT (MTU6.TCNT) and MTU4.TCNT (MTU7.TCNT) counter offset value. In complementary PWM mode, when the MTU3.TCNT (MTU6.TCNT) and MTU4.TCNT (MTU7.TCNT) counters are cleared and then restarted, the TDDRA (TDDRb) value is loaded into the MTU3.TCNT (MTU6.TCNT) counter and the count operation starts. The initial value of TDDRA and TDDRb after a reset is FFFFh.

22.2.30 Timer Dead Time Enable Register m (TDERm) (m = A, B)

Address(es): MTU.TDERA 000C 1234h, MTU.TDERB 000C 1A34h



Bit	Symbol	Bit Name	Description	R/W
b0	TDER	Dead Time Enable	0: No dead time is generated 1: Dead time is generated*1	R/(W)
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. TDDRA and TDDRb must be set to 1 or a larger value.

TDERA and TDERB control dead time generation in complementary PWM mode. The MTU has one TDER each for MTU3 and MTU6. TDERA and TDERB should be modified only while TCNT stops.

TDER Bit (Dead Time Enable)


This bit specifies whether to generate dead time.

[Clearing condition]

- When 0 is written to TDER after reading TDER = 1

22.2.31 Timer Buffer Transfer Set Register m (TBTERm) (m = A, B)

Address(es): MTU.TBTERA 000C 1232h, MTU.TBTERB 000C 1A32h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	BTE[1:0]	Buffer Transfer Disable and Interrupt Skipping Link Setting	These bits enable or disable transfer from the buffer registers*1 used in complementary PWM mode to the temporary registers, and specify whether to link the transfer with interrupt skipping function 1. For details, refer to Table 22.52.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Applicable buffer registers (TBTERA):
 MTU3.TGRC, MTU3.TGRD, MTU4.TGRC, MTU4.TGRD, and TCBRA
 Applicable buffer registers (TBTERB):
 MTU6.TGRC, MTU6.TGRD, MTU7.TGRC, MTU7.TGRD, and TCBRB

TBTERA and TBTERB enable or disable transfer from the buffer registers used in complementary PWM mode to the temporary registers, and specify whether to link the transfer with interrupt skipping 1 operation.

Table 22.52 Setting of TBTERA.BTE[1:0] Bits and TBTERB.BTE[1:0] Bits

Bit 1	Bit 0	Description
BTE[1]	BTE[0]	
0	0	Enables transfer from the buffer registers to the temporary registers*1 and does not link the transfer with interrupt skipping function 1.
0	1	Disables transfer from the buffer registers to the temporary registers.
1	0	Links transfer from the buffer registers to the temporary registers with interrupt skipping function 1.*2
1	1	Setting prohibited

Note 1. Data is transferred according to the MD3 to MD0 bit setting in TMDR1. For details, refer to section 22.3.8, Complementary PWM Mode.

Note 2. When interrupt skipping is disabled the T3AEN and T4VEN (T6AEN and T7VEN) bits are set to 0 in the timer interrupt skipping set register (TITCR1A (TITCR1B)) or the skipping count set bits (T3ACOR and T4VCOR (T6ACOR and T7VCOR)) in TITCR1A (TITCR1B) are set to 0), be sure to disable link of buffer transfer with interrupt skipping (set the BTE1 bit in the timer buffer transfer set register (TBTERA (TBTERB)) to 0). If link with interrupt skipping is enabled while interrupt skipping is disabled, buffer transfer will not be performed.

22.2.32 Timer Waveform Control Register m (TWCRm) (m = A, B)

Address(es): MTU.TWCRA 000C 1260h, MTU.TWCRB 000C 1A60h

b7	b6	b5	b4	b3	b2	b1	b0
CCE	—	—	—	—	—	SCC	WRE

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	WRE	Waveform Retain Enable	0: Initial values specified in TOCR1A and TOCR2A (TOCR1B and TOCR2B) are output 1: Initial output is inhibited	R/(W) *3
b1	SCC	Synchronous Clearing Control *1, *3	(Only valid in TWCRB) 0: Clearing of MTU6.TCNT and MTU7.TCNT in response to synchronous clearing for MTU0, MTU1, MTU2–MTU6, MTU7 is enabled. 1: Clearing of MTU6.TCNT and MTU7.TCNT in response to synchronous clearing for MTU0, MTU1, MTU2–MTU6, MTU7 is disabled.	R/(W)
b6 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	CCE	Compare Match Clear Enable *2	0: Counters are not cleared at MTU3.TGRA (MTU6.TGRA) compare match 1: Counters are cleared at MTU3.TGRA (MTU6.TGRA) compare match	R/(W)

Note 1. This bit is only valid in register TWCRB and is a reserved bit in register TWCRA.

Note 2. Do not set to 1 when complementary PWM mode 1 is not selected.

Note 3. Do not set to 1 when complementary PWM mode is not selected.

TWCRA and TWCRB control the output waveform when synchronous counter clearing occurs in MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) in complementary PWM mode and specifies whether to clear the counters at MTU3.TGRA (MTU6.TGRA) compare match.

The CCE bit and WRE bit in TWCRA and TWCRB should be modified only while TCNT stops.

WRE Bit (Waveform Retain Enable)

This bit selects the waveform output when synchronous counter clearing occurs in complementary PWM mode.

The initial output is inhibited with this function only when synchronous clearing occurs within the T_b interval at the trough in complementary PWM mode. When synchronous clearing occurs outside this interval, the initial values specified in TOCR1A and TOCR2A (TOCR1B and TOCR2B) are output regardless of the WRE bit setting. The initial values specified in TOCR1A and TOCR2A (TOCR1B and TOCR2B) are also output when synchronous clearing occurs in the T_b interval at the trough immediately after MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) start operation.

For the T_b interval at the trough in complementary PWM mode, refer to Figure 22.49.

[Setting condition]

- When 1 is written to the WRE bit after reading WRE = 0

SCC Bit (Synchronous Clearing Control)

The setting of this bit selects whether MTU6.TCNT and MTU7.TCNT are or are not cleared when counter-synchronous clearing is generated for MTU0, MTU1, MTU2–MTU6, MTU7 in complementary PWM mode.

Make the complementary PWM mode settings for MTU6 and MTU7 when this function is in use. When writing a new value to the SCC bit while the counter is operating, do so in such a way that the values of the CCE and WRE bits are not changed.

Synchronous clearing from the MTU module only becomes disabled due to the setting of the SCC bit when synchronous clearing is generated outside the Tb interval in the trough. If synchronous clearing is generated within the Tb interval in the trough including immediately after the value at which MTU6.TCNT and MTU7.TCNT start, MTU6.TCNT and MTU7.TCNT are cleared.

Regarding the Tb interval in the trough in complementary PWM mode, refer to Figure 22.49.

[Setting condition]

- Writing of 1 to the SCC bit after reading it as 0

The corresponding bit in register TWCRA is reserved and is read as 0. When writing to TWCRA, write 0 to this bit.

CCE Bit (Compare Match Clear Enable)

This bit specifies whether to clear counters at MTU3.TGRA (MTU6.TGRA) compare match in complementary PWM mode.


[Setting condition]

- When 1 is written to CCE after reading CCE = 0

22.2.33 Noise Filter Control Register n (NFCRn) (n = 0 to 4, 6, 7, 9, C)

- MTU0.NFCR0, MTU1.NFCR1, MTU2.NFCR2, MTU3.NFCR3, MTU4.NFCR4, MTU6.NFCR6, MTU7.NFCR7, MTU9.NFCR9

Address(es): MTU0.NFCR0 000C 1290h, MTU1.NFCR1 000C 1291h, MTU2.NFCR2 000C 1292h, MTU3.NFCR3 000C 1293h, MTU4.NFCR4 000C 1294h, MTU6.NFCR6 000C 1A93h, MTU7.NFCR7 000C 1A94h, MTU9.NFCR9 000C 1296h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	NFAEN	Noise Filter A Enable	0: The noise filter for the MTIOCnA pin is disabled. 1: The noise filter for the MTIOCnA pin is enabled.	R/W
b1	NFBEN	Noise Filter B Enable	0: The noise filter for the MTIOCnB pin is disabled. 1: The noise filter for the MTIOCnB pin is enabled.	R/W
b2	NFCEN	Noise Filter C Enable*1	0: The noise filter for the MTIOCnC pin is disabled. 1: The noise filter for the MTIOCnC pin is enabled.	R/W
b3	NFDEN	Noise Filter D Enable*1	0: The noise filter for the MTIOCnD pin is disabled. 1: The noise filter for the MTIOCnD pin is enabled.	R/W
b5, b4	NFCs[1:0]	Noise Filter Clock Select	b5 b4 0 0: PCLKC/1 0 1: PCLKC/8 1 0: PCLKC/32 1 1: Clock source for counting	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. These bits are reserved in MTU1 and MTU2. These bits are read as 0 and writing to them has no effect.

The NFCRn register (n = 0 to 4, 6, 7, 9) sets the noise filter function of input capture pins for the corresponding channel.

NFAEN Bit (Noise Filter A Enable)

This bit disables or enables the noise filter for input from the MTIOCnA pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, select the output compare function for the relevant pin in the timer I/O control register or set the TMDR.MD[3:0] bits to a value other than that for normal mode (0000b) before doing so.

NFBEN Bit (Noise Filter B Enable)

This bit disables or enables the noise filter for input from the MTIOCnB pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, select the output compare function for the relevant pin in the timer I/O control register or set the TMDR.MD[3:0] bits to a value other than that for normal mode (0000b) before doing so.

NFCEN Bit (Noise Filter C Enable)

This bit disables or enables the noise filter for input from the MTIOCnC pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, select the output compare function for the relevant pin in the timer I/O control register or set the TMDR.MD[3:0] bits to a value other than that for normal mode (0000b) before doing so.

NFDEN Bit (Noise Filter D Enable)


This bit disables or enables the noise filter for input from the MTIOCnD pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, select the output compare function for the relevant pin in the timer I/O control register or set the TMDR.MD[3:0] bits to a value other than that for normal mode (0000b) before doing so.

NFCS[1:0] Bits (Noise Filter Clock Select)

These bits set the sampling interval for the noise filters. When setting the NFCS[1:0] bits, wait for two cycles of the selected sampling interval before setting the input-capture function. When the NFCS[1:0] bits are set to 11b, i.e. selecting the external clock as the source to drive counting, wait for two cycles of the external clock before setting the input capture function.

- MTU0.NFCRC

Address(es): MTU0.NFCRC 000C 1299h



Bit	Symbol	Bit Name	Description	R/W
b0	NFAEN	Noise Filter A Enable	0: The noise filter for the MTCLKA pin is disabled. 1: The noise filter for the MTCLKA pin is enabled.	R/W
b1	NFBEN	Noise Filter B Enable	0: The noise filter for the MTCLKB pin is disabled. 1: The noise filter for the MTCLKB pin is enabled.	R/W
b2	NFCEN	Noise Filter C Enable	0: The noise filter for the MTCLKC pin is disabled. 1: The noise filter for the MTCLKC pin is enabled.	R/W
b3	NFDEN	Noise Filter D Enable	0: The noise filter for the MTCLKD pin is disabled. 1: The noise filter for the MTCLKD pin is enabled.	R/W
b5, b4	NFCS[1:0]	Noise Filter Clock Select	b5 b4 0 0: PCLKC/1 0 1: PCLKC/2 1 0: PCLKC/8 1 1: PCLKC/32	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The NFCRC register sets the noise filter function of external clock pins common to each channel.

NFAEN Bit (Noise Filter A Enable)

This bit disables or enables the noise filter for input from the MTCLKA pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, do so after stopping the internal counter.

NFBEN Bit (Noise Filter B Enable)

This bit disables or enables the noise filter for input from the MTCLKB pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, do so after stopping the internal counter.

NFCEN Bit (Noise Filter C Enable)

This bit disables or enables the noise filter for input from the MTCLKC pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, do so after stopping the internal counter.

NFDEN Bit (Noise Filter D Enable)


This bit disables or enables the noise filter for input from the MTCLKD pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, do so after stopping the internal counter.

NFCS[1:0] Bits (Noise Filter Clock Select)

These bits set the sampling interval for the noise filters. After setting the NFCS[1:0] bits, wait for two cycles of the selected sampling interval to set the input capture function.

22.2.34 Noise Filter Control Register 5 (NFCR5)

Address(es): MTU5.NFCR5 000C 1A95h



Bit	Symbol	Bit Name	Description	R/W
b0	NFUEN	Noise Filter U Enable	0: The noise filter for the MTIC5U pin is disabled. 1: The noise filter for the MTIC5U pin is enabled.	R/W
b1	NFVEN	Noise Filter V Enable	0: The noise filter for the MTIC5V pin is disabled. 1: The noise filter for the MTIC5V pin is enabled.	R/W
b2	NFWEN	Noise Filter W Enable	0: The noise filter for the MTIC5W pin is disabled. 1: The noise filter for the MTIC5W pin is enabled.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5, b4	NFCS[1:0]	Noise Filter Clock Select	b5 b4 0 0: PCLKC/1 0 1: PCLKC/8 1 0: PCLKC/32 1 1: Clock source for counting	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

NFUEN Bit (Noise Filter U Enable)

This bit disables or enables the noise filter for input from the MTIC5U pin. Since unexpected edges may be internally generated when the value of this bit is changed, select the output compare function for the relevant pin in the timer I/O control register.

NFVEN Bit (Noise Filter V Enable)

This bit disables or enables the noise filter for input from the MTIC5V pin. Since unexpected edges may be internally generated when the value of this bit is changed, select the output compare function for the relevant pin in the timer I/O control register.

NFWEN Bit (Noise Filter W Enable)

This bit disables or enables the noise filter for input from the MTIC5W pin. Since unexpected edges may be internally generated when the value of this bit is changed, select the output compare function for the relevant pin in the timer I/O control register.

NFCS[1:0] Bits (Noise Filter Clock Select)

These bits set the sampling interval for the noise filters. When setting the NFCS[1:0] bits, wait for two cycles of the selected sampling interval before setting the input-capture function.

22.2.35 Timer A/D Conversion Start Request Control Register (TADCR)

• MTU4.TADCR

Address(es): MTU4.TADCR 000C 1240h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
BF[1:0]		—	—	—	—	—	—	UT4AE	DT4AE	UT4BE	DT4BE	ITA3AE	ITA4VE	ITB3AE	ITB4VE
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	ITB4VE	TCIV4 Interrupt Skipping Link Enable*1, *2, *3	0: A/D conversion start request TRG4BN and TCIV4 interrupt skipping 1 are not linked 1: A/D conversion start request TRG4BN and TCIV4 interrupt skipping 1 are linked	R/W
b1	ITB3AE	TGIA3 Interrupt Skipping Link Enable*1, *2, *3	0: A/D conversion start request TRG4BN and TGIA3 interrupt skipping 1 are not linked 1: A/D conversion start request TRG4BN and TGIA3 interrupt skipping 1 are linked	R/W
b2	ITA4VE	TCIV4 Interrupt Skipping Link Enable*1, *2, *3	0: A/D conversion start request TRG4AN and TCIV4 interrupt skipping 1 are not linked 1: A/D conversion start request TRG4AN and TCIV4 interrupt skipping 1 are linked	R/W
b3	ITA3AE	TGIA3 Interrupt Skipping Link Enable*1, *2, *3	0: A/D conversion start request TRG4AN and TGIA3 interrupt skipping 1 are not linked 1: A/D conversion start request TRG4AN and TGIA3 interrupt skipping 1 are linked	R/W
b4	DT4BE	Down-Count TRG4BN Enable*3	0: A/D conversion start requests (TRG4BN) disabled during MTU4.TCNT down-count operation 1: A/D conversion start requests (TRG4BN) enabled during MTU4.TCNT down-count operation	R/W
b5	UT4BE	Up-Count TRG4BN Enable	0: A/D conversion start requests (TRG4BN) disabled during MTU4.TCNT up-count operation 1: A/D conversion start requests (TRG4BN) enabled during MTU4.TCNT up-count operation	R/W
b6	DT4AE	Down-Count TRG4AN Enable*3	0: A/D conversion start requests (TRG4AN) disabled during MTU4.TCNT down-count operation 1: A/D conversion start requests (TRG4AN) enabled during MTU4.TCNT down-count operation	R/W
b7	UT4AE	Up-Count TRG4AN Enable	0: A/D conversion start requests (TRG4AN) disabled during MTU4.TCNT up-count operation 1: A/D conversion start requests (TRG4AN) enabled during MTU4.TCNT up-count operation	R/W
b13 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15, b14	BF[1:0]	MTU4.TADCOBRA/TADCOBRB Transfer Timing Select	Refer to Table 22.53 for details. These bits specify the transfer timing from MTU4.TADCOBRA and MTU4.TADCOBRB to MTU4.TADCORA and MTU4.TADCORB.	R/W

Note: MTU4.TADCR must not be accessed in 8 bits; it should be accessed in 16 bits.

Note 1. Set to 0 when interrupt skipping is disabled (the T3AEN and T4VEN bits in TITCR1A are set to 0 or the T3ACOR and T4VCOR bits in TITCR1A are set to 0).

Note 2. If link with interrupt skipping is enabled while interrupt skipping is disabled, A/D conversion start requests will not be issued.

Note 3. Set to 0 when complementary PWM mode is not selected.


TADCR enables or disables A/D conversion start requests and specifies whether to link A/D conversion start requests with interrupt skipping function. The MTU has one TADCR each for MTU4 and MTU7.

Table 22.53 Setting of Transfer Timing by TADCR.BF[1:0] Bits (MTU4)

Bit 15	Bit 14	Description			
BF[1]	BF[0]	In Complementary PWM Mode	In Reset-Synchronized PWM Mode	In PWM Mode 1	In Normal Mode
0	0	Data is not transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB).	Data is not transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB).	Data is not transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB).	Data is not transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB).
0	1	Data is transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB) at the crest of the MTU4.TCNT.	Data is transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB) when a compare match occurs between MTU3.TCNT and MTU3.TGRA.	Data is transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB) when a compare match occurs between MTU4.TCNT and MTU4.TGRA.	Data is transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB) when a compare match occurs between MTU4.TCNT and MTU4.TGRA.
1	0	Data is transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB) at the trough of the MTU4.TCNT.	Setting prohibited	Setting prohibited	Setting prohibited
1	1	Data is transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB) at the crest and trough of the MTU4.TCNT.	Setting prohibited	Setting prohibited	Setting prohibited

• MTU7.TADCR

Address(es): MTU7.TADCR 000C 1A40h



Bit	Symbol	Bit Name	Description	R/W
b0	ITB7VE	TCIV7 Interrupt Skipping Link Enable*1, *2, *3	0: A/D conversion start request TRG7BN and TCIV7 interrupt skipping 1 are not linked 1: A/D conversion start request TRG7BN and TCIV7 interrupt skipping 1 are linked	R/W
b1	ITB6AE	TGIA6 Interrupt Skipping Link Enable*1, *2, *3	0: A/D conversion start request TRG7BN and TGIA6 interrupt skipping 1 are not linked 1: A/D conversion start request TRG7BN and TGIA6 interrupt skipping 1 are linked	R/W
b2	ITA7VE	TCIV7 Interrupt Skipping Link Enable*1, *2, *3	0: A/D conversion start request TRG7AN and TCIV7 interrupt skipping 1 are not linked 1: A/D conversion start request TRG7AN and TCIV7 interrupt skipping 1 are linked	R/W
b3	ITA6AE	TGIA6 Interrupt Skipping Link Enable*1, *2, *3	0: A/D conversion start request TRG7AN and TGIA6 interrupt skipping 1 are not linked 1: A/D conversion start request TRG7AN and TGIA6 interrupt skipping 1 are linked	R/W
b4	DT7BE	Down-Count TRG7BN Enable*3	0: A/D conversion start requests (TRG7BN) disabled during MTU7.TCNT down-count operation 1: A/D conversion start requests (TRG7BN) enabled during MTU7.TCNT down-count operation	R/W
b5	UT7BE	Up-Count TRG7BN Enable	0: A/D conversion start requests (TRG7BN) disabled during MTU7.TCNT up-count operation 1: A/D conversion start requests (TRG7BN) enabled during MTU7.TCNT up-count operation	R/W
b6	DT7AE	Down-Count TRG7AN Enable*3	0: A/D conversion start requests (TRG7AN) disabled during MTU7.TCNT down-count operation 1: A/D conversion start requests (TRG7AN) enabled during MTU7.TCNT down-count operation	R/W
b7	UT7AE	Up-Count TRG7AN Enable	0: A/D conversion start requests (TRG7AN) disabled during MTU7.TCNT up-count operation 1: A/D conversion start requests (TRG7AN) enabled during MTU7.TCNT up-count operation	R/W
b13 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15, b14	BF[1:0]	MTU7.TADCOBRA/TADCOBRB Transfer Timing Select	Refer to Table 22.54 for details. These bits specify the transfer timing from MTU7.TADCOBRA and MTU7.TADCOBRB to MTU7.TADCORA and MTU7.TADCORB.	R/W

Note: MTU7.TADCR must not be accessed in 8 bits; it should be accessed in 16 bits.

Note 1. Set to 0 when interrupt skipping is disabled (the T6AEN and T7VEN bits in TITCR1B are set to 0 or the T6ACOR and T7VCOR bits in TITCR1B are set to 0).

Note 2. If link with interrupt skipping is enabled while interrupt skipping is disabled, A/D conversion start requests will not be issued.

Note 3. Set to 0 when complementary PWM mode is not selected.

Table 22.54 Setting of Transfer Timing by TADCR.BF[1:0] Bits (MTU7)

Bit 15	Bit 14	Description			
BF[1]	BF[0]	In Complementary PWM Mode	In Reset-Synchronized PWM Mode	In PWM Mode 1	In Normal Mode
0	0	Data is not transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB).	Data is not transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB).	Data is not transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB).	Data is not transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB).
0	1	Data is transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB) at the crest of the MTU7.TCNT.	Data is transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB) when a compare match occurs between MTU6.TCNT and MTU6.TGRA.	Data is transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB) when a compare match occurs between MTU7.TCNT and MTU7.TGRA.	Data is transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB) when a compare match occurs between MTU7.TCNT and MTU7.TGRA.
1	0	Data is transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB) at the trough of the MTU7.TCNT.	Setting prohibited	Setting prohibited	Setting prohibited
1	1	Data is transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB) at the crest and trough of the MTU7.TCNT.	Setting prohibited	Setting prohibited	Setting prohibited

22.2.36 Timer A/D Conversion Start Request Cycle Set Register m (TADCORm) (m = A, B)

Address(es): MTU4.TADCORA 000C 1244h, MTU4.TADCORB 000C 1246h, MTU7.TADCORA 000C 1A44h, MTU7.TADCORB 000C 1A46h



Note: TADCORA and TADCORB must not be accessed in 8 bits; it should be accessed in 16 bits.

Note 1. When the A/D conversion start request delaying function linked with skipping function 1 (for details, refer to section 22.3.9 (5), A/D Conversion Start Request Delaying Function Linked with Interrupt Skipping Function 1) is used, the value of this register should be 0002h to TCDRA setting – 2 in MTU4 and 0002h to TCDRB setting – 2 in MTU7.

Note 2. When interrupt skipping function 2 is used and the difference between the TADCORA value and the TADCORB value is small, the skipping count may not be counted correctly and the A/D conversion start request may not be generated with the expected timing in some cases. The TADCORA and TADCORB values should satisfy the following conditions.

- (1) When skipping function 2 is specified with the skipping count set to 0
 - The difference between the TADCORA and TADCORB values should be equal to or greater than 4.
 - The TADCORA compare interval should be equal to or greater than 4 PCLKC cycles (the TADCORA update value should be the previous value + 4 or greater, or previous value – 4 or smaller).
 - The TADCORB compare interval should be equal to or greater than 4 PCLKC cycles (the TADCORB update value should be the previous value + 4 or greater, or previous value – 4 or smaller).
- (2) When skipping function 2 is specified with the skipping count set to 1 or greater
 - The difference between the TADCORA and TADCORB values should be equal to or greater than 2.
 - The TADCORB compare interval should be equal to or greater than 2 PCLKC cycles (the TADCORB update value should be the previous value + 2 or greater, or previous value – 2 or smaller)

TADCORA and TADCORB are 16-bit readable/writable registers that issue a corresponding A/D conversion start request when the MTUn.TCNT (n = 4, 7) count reaches the value in TADCORA or TADCORB.

MTUn.TADCORA and TADCORB are initialized to FFFFh by a reset.

22.2.37 Timer A/D Conversion Start Request Cycle Set Buffer Register m (TADCOBRm) (m = A, B)

Address(es): MTU4.TADCOBRA 000C 1248h, MTU4.TADCOBRB 000C 124Ah, MTU7.TADCOBRA 000C 1A48h, MTU7.TADCOBRB 000C 1A4Ah




Note: TADCOBRA and TADCOBRB must not be accessed in 8 bits; it should be accessed in 16 bits.

TADCOBRA and TADCOBRB are 16-bit readable/writable registers whose values are transferred to TADCORA and TADCORB, respectively, when the crest or trough of the MTUn.TCNT count is reached.

TADCOBRA and TADCOBRB are initialized to FFFFh by a reset.

22.2.38 Timer Interrupt Skipping Mode Register m (TITMRm) (m = A, B)

Address(es): MTU.TITMRA 000C 123Ah, MTU.TITMRB 000C 1A3Ah



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	TITM	Interrupt Skipping Function Select	Selects one of the two types of interrupt skipping functions. 0: Selects interrupt skipping function 1*1 1: Selects interrupt skipping function 2*2	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Setting the TITCR1A or TITCR1B register enables interrupt skipping function 1.


Note 2. Setting the TITCR2A or TITCR2B register enables interrupt skipping function 2.

TITMRA and TITMRB are used to select either of two skipping functions for the TITMRA and TITMRB registers.

22.2.39 Timer Interrupt Skipping Set Register 1m (TITCR1m) (m = A, B)

- MTU.TITCR1A

Address(es): MTU.TITCR1A 000C 1230h




Bit	Symbol	Bit Name	Description	R/W
b2 to b0	T4VCOR[2:0]	TCIV4 Interrupt Skipping Count Setting	These bits specify the TCIV4 interrupt skipping count within the range from 0 to 7.*1 For details, refer to Table 22.55.	R/W
b3	T4VEN	T4VEN	0: TCIV4 interrupt skipping disabled 1: TCIV4 interrupt skipping enabled	R/W
b6 to b4	T3ACOR[2:0]	TGIA3 Interrupt Skipping Count Setting	These bits specify the TGIA3 interrupt skipping count within the range from 0 to 7.*1 For details, refer to Table 22.56.	R/W
b7	T3AEN	T3AEN	0: TGIA3 interrupt skipping disabled 1: TGIA3 interrupt skipping enabled	R/W

Note 1. When 0 is specified for the interrupt skipping count, no interrupt skipping will be performed.
Before changing the interrupt skipping count, be sure to set the TITCR1A.T3AEN and TITCR1A.T4VEN bits to 0 to clear the skipping counter (TITCNT1A).

- MTU.TITCR1B

Address(es): MTU.TITCR1B 000C 1A30h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	T7VCOR[2:0]	TCIV7 Interrupt Skipping Count Setting	These bits specify the TCIV7 interrupt skipping count within the range from 0 to 7.*1 For details, refer to Table 22.57.	R/W
b3	T7VEN	T7VEN	0: TCIV7 interrupt skipping disabled 1: TCIV7 interrupt skipping enabled	R/W
b6 to b4	T6ACOR[2:0]	TGIA6 Interrupt Skipping Count Setting	These bits specify the TGIA6 interrupt skipping count within the range from 0 to 7.*1 For details, refer to Table 22.58.	R/W
b7	T6AEN	T6AEN	0: TGIA6 interrupt skipping disabled 1: TGIA6 interrupt skipping enabled	R/W

Note 1. When 0 is specified for the interrupt skipping count, no interrupt skipping will be performed.
Before changing the interrupt skipping count, be sure to set the TITCR1B.T6AEN and TITCR1B.T7VEN bits to 0 to clear the skipping counter (TITCNT1B).

Registers TITCR1A and TITCR1B enable or disable interrupt skipping and specify the interrupt skipping count. This setting is valid only while the TITMRA.TITM or TITMRB.TITM bit is set to 0; when the TITMRA.TITM (TITMRB.TITM) bit is set to 1, the setting in the TITCR1A (TITCR1B) register is cleared.

Table 22.55 Setting of Interrupt Skipping Count by T4VCOR[2:0] Bits

Bit 2	Bit 1	Bit 0	Description
T4VCOR[2]	T4VCOR[1]	T4VCOR[0]	
0	0	0	Does not skip TCIV4 interrupts.
0	0	1	Sets the TCIV4 interrupt skipping count to 1.
0	1	0	Sets the TCIV4 interrupt skipping count to 2.
0	1	1	Sets the TCIV4 interrupt skipping count to 3.
1	0	0	Sets the TCIV4 interrupt skipping count to 4.
1	0	1	Sets the TCIV4 interrupt skipping count to 5.
1	1	0	Sets the TCIV4 interrupt skipping count to 6.
1	1	1	Sets the TCIV4 interrupt skipping count to 7.

Table 22.56 Setting of Interrupt Skipping Count by T3ACOR[2:0] Bits

Bit 6	Bit 5	Bit 4	Description
T3ACOR[2]	T3ACOR[1]	T3ACOR[0]	
0	0	0	Does not skip TGIA3 interrupts.
0	0	1	Sets the TGIA3 interrupt skipping count to 1.
0	1	0	Sets the TGIA3 interrupt skipping count to 2.
0	1	1	Sets the TGIA3 interrupt skipping count to 3.
1	0	0	Sets the TGIA3 interrupt skipping count to 4.
1	0	1	Sets the TGIA3 interrupt skipping count to 5.
1	1	0	Sets the TGIA3 interrupt skipping count to 6.
1	1	1	Sets the TGIA3 interrupt skipping count to 7.

Table 22.57 Setting of Interrupt Skipping Count by T7VCOR[2:0] Bits

Bit 2	Bit 1	Bit 0	Description
T7VCOR[2]	T7VCOR[1]	T7VCOR[0]	
0	0	0	Does not skip TCIV7 interrupts.
0	0	1	Sets the TCIV7 interrupt skipping count to 1.
0	1	0	Sets the TCIV7 interrupt skipping count to 2.
0	1	1	Sets the TCIV7 interrupt skipping count to 3.
1	0	0	Sets the TCIV7 interrupt skipping count to 4.
1	0	1	Sets the TCIV7 interrupt skipping count to 5.
1	1	0	Sets the TCIV7 interrupt skipping count to 6.
1	1	1	Sets the TCIV7 interrupt skipping count to 7.


Table 22.58 Setting of Interrupt Skipping Count by T6ACOR[2:0] Bits

Bit 6	Bit 5	Bit 4	Description
T6ACOR[2]	T6ACOR[1]	T6ACOR[0]	
0	0	0	Does not skip TGIA6 interrupts.
0	0	1	Sets the TGIA6 interrupt skipping count to 1.
0	1	0	Sets the TGIA6 interrupt skipping count to 2.
0	1	1	Sets the TGIA6 interrupt skipping count to 3.
1	0	0	Sets the TGIA6 interrupt skipping count to 4.
1	0	1	Sets the TGIA6 interrupt skipping count to 5.
1	1	0	Sets the TGIA6 interrupt skipping count to 6.
1	1	1	Sets the TGIA6 interrupt skipping count to 7.

22.2.40 Timer Interrupt Skipping Counter 1m (TITCNT1m) (m = A, B)

- MTU.TITCNT1A

Address(es): MTU.TITCNT1A 000C 1231h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	T4VCNT[2:0]	TCIV4 Interrupt Counter	While the T4VEN bit in TITCR1A is set to 1, the count in these bits is incremented every time a TCIV4 interrupt occurs.	R
b3	—	Reserved	This bit is read as 0.	R
b6 to b4	T3ACNT[2:0]	TGIA3 Interrupt Counter	While the T3AEN bit in TITCR1A is set to 1, the count in these bits is incremented every time a TGIA3 interrupt occurs.	R
b7	—	Reserved	This bit is read as 0.	R

Note: To clear the TITCNT1A, set the TITCR1A.T3AEN and TITCR1A.T4VEN bits to 0.

TITCNT1A and TITCNT1B are 8-bit readable/writable counters. TITCNT1A and TITCNT1B retain their values even after stopping the count operation of MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT).

T4VCNT[2:0] Bits (TCIV4 Interrupt Counter)

[Clearing conditions]

- When the TITM bit in TITMRA is 1
- When the T4VEN bit in TITCR1A is set to 0
- When the T4VCOR[2:0] bits in TITCR1A are set to 000b
- When the T4VCNT[2:0] bits in TITCNT1A match the T4VCOR[2:0] bits in TITCR1A


T3ACNT[2:0] Bits (TGIA3 Interrupt Counter)

[Clearing conditions]

- When the TITM bit in TITMRA is 1
- When the T3AEN bit in TITCR1A is set to 0
- When the T3ACOR[2:0] bits in TITCR1A are set to 000b
- When the T3ACNT[2:0] bits in TITCNT1A match the T3ACOR[2:0] bits in TITCR1A

- MTU.TITCNT1B

Address(es): MTU.TITCNT1B 000C 1A31h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	T7VCNT[2:0]	TCIV7 Interrupt Counter	While the T7VEN bit in TITCR1B is set to 1, the count in these bits is incremented every time a TCIV7 interrupt occurs.	R
b3	—	Reserved	This bit is read as 0.	R
b6 to b4	T6ACNT[2:0]	TGIA6 Interrupt Counter	While the T6AEN bit in TITCR1B is set to 1, the count in these bits is incremented every time a TGIA6 interrupt occurs.	R
b7	—	Reserved	This bit is read as 0.	R

Note: To clear the TITCNT1B, set the TITCR1B.T6AEN and TITCR1B.T7VEN bits to 0.

T7VCNT[2:0] Bits (TCIV7 Interrupt Counter)

[Clearing conditions]

- When the TITM bit in TITMRB is 1
- When the T7VEN bit in TITCR1B is set to 0
- When the T7VCOR[2:0] bits in TITCR1B are set to 000b
- When the T7VCNT[2:0] bits in TITCNT1B match the T7VCOR[2:0] bits in TITCR1B

T6ACNT[2:0] Bits (TGIA6 Interrupt Counter)


[Clearing conditions]

- When the TITM bit in TITMRB is 1
- When the T6AEN bit in TITCR1B is set to 0
- When the T6ACOR[2:0] bits in TITCR1B are set to 000b
- When the T6ACNT[2:0] bits in TITCNT1B match the T6ACOR[2:0] bits in TITCR1B

22.2.41 Timer Interrupt Skipping Set Register 2m (TITCR2m) (m = A, B)

- MTU.TITCR2A

Address(es): MTU.TITCR2A 000C 123Bh



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TRG4COR[2:0]	TRG4AN/TRG4BN Interrupt Skipping Count Setting	These bits specify the TRG4AN/TRG4BN interrupt skipping count within the range from 0 to 7. For details, refer to Table 22.59.	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W


TITCR2A and TITCR2B specify the interrupt skipping count for TRG4AN and TRG4BN (TRG7AN and TRG7BN). This setting is valid only while TITMRA or TITMRB is set to 1.

Table 22.59 Setting of Interrupt Skipping Count by TRG4COR[2:0] Bits

Bit 2	Bit 1	Bit 0	Description
TRG4COR[2]	TRG4COR[1]	TRG4COR[0]	Description
0	0	0	Does not skip TRG4AN and TRG4BN interrupts.
0	0	1	Sets the TRG4AN and TRG4BN interrupt skipping count to 1.
0	1	0	Sets the TRG4AN and TRG4BN interrupt skipping count to 2.
0	1	1	Sets the TRG4AN and TRG4BN interrupt skipping count to 3.
1	0	0	Sets the TRG4AN and TRG4BN interrupt skipping count to 4.
1	0	1	Sets the TRG4AN and TRG4BN interrupt skipping count to 5.
1	1	0	Sets the TRG4AN and TRG4BN interrupt skipping count to 6.
1	1	1	Sets the TRG4AN and TRG4BN interrupt skipping count to 7.

- MTU.TITCR2B

Address(es): MTU.TITCR2B 000C 1A3Bh



Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TRG7COR[2:0]	TRG7AN/TRG7BN Interrupt Skipping Count Setting	These bits specify the TRG7AN/TRG7BN interrupt skipping count within the range from 0 to 7. For details, refer to Table 22.60.	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W


Table 22.60 Setting of Interrupt Skipping Count by TRG7COR[2:0] Bits

Bit 2	Bit 1	Bit 0	Description
TRG7COR[2]	TRG7COR[1]	TRG7COR[0]	
0	0	0	Does not skip TRG7AN and TRG7BN interrupts.
0	0	1	Sets the TRG7AN and TRG7BN interrupt skipping count to 1.
0	1	0	Sets the TRG7AN and TRG7BN interrupt skipping count to 2.
0	1	1	Sets the TRG7AN and TRG7BN interrupt skipping count to 3.
1	0	0	Sets the TRG7AN and TRG7BN interrupt skipping count to 4.
1	0	1	Sets the TRG7AN and TRG7BN interrupt skipping count to 5.
1	1	0	Sets the TRG7AN and TRG7BN interrupt skipping count to 6.
1	1	1	Sets the TRG7AN and TRG7BN interrupt skipping count to 7.

22.2.42 Timer Interrupt Skipping Counter 2m (TITCNT2m) (m = A, B)

- MTU.TITCNT2A

Address(es): MTU.TITCNT2A 000C 123Ch



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TRG4CNT[2:0]	TRG4AN/TRG4BN Interrupt Counter	These bits start counting from the value set in TRG4COR[2:0] and the count decrements every time TRG4AN or TRG4BN is generated. When the count reaches 0 and is reloaded, the TRG4AN and TRG4BN interrupts become valid.	R
b7 to b3	—	Reserved	These bits are read as 0.	R

TITCNT2A and TITCNT2B start counting from the values set in the TRG4COR[2:0] and TRG7COR[2:0] bits and the count decrements every time TRG4AN or TRG4BN (TITCNT2A) is generated or TRG7AN or TRG7BN (TITCNT2B) is generated. When the count reaches 0 and is reloaded, the TRG4AN and TRG4BN interrupts or the TRG7AN and TRG7BN interrupts become valid.

TRG4CNT[2:0] Bits (TRG4AN/TRG4BN Interrupt Counter)


These bits start counting from the value set in the TRG4COR[2:0] bits and the count decrements every time a TRG4AN or TRG4BN interrupt is generated. When the count reaches 0 and is reloaded, the TRG4AN and TRG4BN interrupts become valid.

[Clearing conditions]

- When the TITM bit in TITMRA is 0
- When the TRG4COR[2:0] bits in TITCR2A are set to 000b
- When the count of TRG4AN and TRG4BN occurrence matches the TRG4COR[2:0] value in TITCR2A

- MTU.TITCNT2B

Address(es): MTU.TITCNT2B 000C 1A3Ch



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TRG7CNT[2:0]	TRG7AN/TRG7BN Interrupt Counter	These bits start counting from the value set in TRG7COR[2:0] and the count decrements every time TRG7AN or TRG7BN is generated. When the count reaches 0 and is reloaded, the TRG7AN and TRG7BN interrupts become valid.	R
b7 to b3	—	Reserved	These bits are read as 0.	R

TRG7CNT[2:0] Bits (TRG7AN/TRG7BN Interrupt Counter)


These bits start counting from the value set in the TRG7COR[2:0] bits and the count decrements every time a TRG7AN or TRG7BN interrupt is generated. When the count reaches 0 and is reloaded, the TRG7AN and TRG7BN interrupts become valid.

[Clearing conditions]

- When the TITM bit in TITMRB is 0
- When the TRG7COR[2:0] bits in TITCR2B are set to 000b
- When the count of TRG7AN and TRG7BN occurrence matches the TRG7COR[2:0] value in TITCR2B

22.2.43 A/D Conversion Start Request Select Register 0 (TADSTRGR0)

Address(es): MTU.TADSTRGR0 000C 1D30h




Bit	Symbol	Bit Name	Description	R/W
b4 to b0	TADSTRS0[4:0]	A/D Conversion Start Request Select for ADSM0 Pin Output Frame Synchronization Signal Generation	These bits select the A/D conversion start request for generating the frame synchronization signal to be output from the ADSM0 pin. Refer to Table 22.61 for the relationship between the A/D conversion start request and settings. Settings other than those listed in Table 22.61 are prohibited.	R/W
b6 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	TADSMEN0	ADSM0 Pin Output Enable	0: ADSM0 pin output disabled 1: ADSM0 pin output enabled	R/W

The TADSTRGR0 register selects the A/D conversion start request for generating the A/D conversion start request frame synchronization signal to be output from the ADSM0 pin.

22.2.44 A/D Conversion Start Request Select Register 1 (TADSTRGR1)

Address(es): MTU.TADSTRGR1 000C 1D32h



Bit	Symbol	Bit Name	Description	R/W
b4 to b0	TADSTRS1[4:0]	A/D Conversion Start Request Select for ADSM1 Pin Output Frame Synchronization Signal Generation	These bits select the A/D conversion start request for generating the frame synchronization signal to be output from the ADSM1 pin. Refer to Table 22.61 for the relationship between the A/D conversion start request and settings. Settings other than those listed in Table 22.61 are prohibited.	R/W
b6 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	TADSMEN1	ADSM1 Pin Output Enable	0: ADSM1 pin output disabled 1: ADSM1 pin output enabled	R/W

The TADSTRGR1 register selects the A/D conversion start request for generating the A/D conversion start request frame synchronization signal to be output from the ADSM1 pin.

Table 22.61 Settings of A/D Conversion Start Request for Generating Frame Synchronization Signal (n = 0, 1)

TADSTRSn[4:0]					Source	Descriptions
[4]	[3]	[2]	[1]	[0]		
0	0	0	0	0	—	Source not selected
0	0	0	0	1	TRGA0N	Compare match/input capture in MTU0.TGRA
0	0	0	1	0	TRGA1N	Compare match/input capture in MTU1.TGRA
0	0	0	1	1	TRGA2N	Compare match/input capture in MTU2.TGRA
0	0	1	0	0	TRGA3N	Compare match/input capture in MTU3.TGRA
0	0	1	0	1	TRGA4N	Compare match/input capture in MTU4.TGRA or MTU4.TCNT underflow (trough) in complementary PWM mode
0	0	1	1	0	TRGA6N	Compare match/input capture in MTU6.TGRA
0	0	1	1	1	TRGA7N	Compare match/input capture in MTU7.TGRA or MTU7.TCNT underflow (trough) in complementary PWM mode
0	1	0	0	0	TRG0N	Compare match in MTU0.TGRE
0	1	0	0	1	TRG4AN	Compare match between MTU4.TADCORA and MTU4.TCNT
0	1	0	1	0	TRG4BN	Compare match between MTU4.TADCORB and MTU4.TCNT
0	1	1	0	0	TRG4ABN	Compare match between MTU4.TADCORA and MTU4.TCNT or compare match between MTU4.TADCORB and MTU4.TCNT (Interrupt skipping function 2 used)
0	1	1	0	1	TRG7AN	Compare match between MTU7.TADCORA and MTU7.TCNT
0	1	1	1	0	TRG7BN	Compare match between MTU7.TADCORB and MTU7.TCNT
1	0	0	0	0	TRG7ABN	Compare match between MTU7.TADCORA and MTU7.TCNT or compare match between MTU7.TADCORB and MTU7.TCNT (Interrupt skipping function 2 used)
1	0	0	0	1	TRGA9N	Compare match/input capture in MTU9.TGRA
1	0	0	1	0	TRG9N	Compare match in MTU9.TGRE
1	0	0	1	1	TRG9AEN	Compare match/input capture in MTU9.TGRA or compare match in MTU9.TGRE
1	0	1	0	0	TRG0AEN	Compare match/input capture in MTU0.TGRA or compare match in MTU0.TGRE
1	0	1	0	1	TRGA09N	Compare match/input capture in MTU0.TGRA or compare match/input capture in MTU9.TGRA
1	0	1	1	0	TRG09N	Compare match in MTU0.TGRE or compare match in MTU9.TGRE

22.3 Operation

22.3.1 Basic Functions

Each channel has TCNT and TGR register. TCNT performs up-counting, and is also capable of free-running operation, periodic counting, and external event counting.

Each TGR register can be used as an input capture register or an output compare register.

(1) Counter Operation

When one of bits CST0 to CST4 and CST9 in the TSTRA register, bits CST6 and CST7 in the TSTRB register, and bits CSTU5, CSTV5, and CSTW5 in the MTU5.TSTR register is set to 1, TCNT for the corresponding channel begins counting. TCNT can operate as a free-running counter, periodic counter, for example.

(a) Example of Count Operation Setting Procedure

Figure 22.5 shows an example of the count operation setting procedure.




Figure 22.5 Example of Count Operation Setting Procedure

(b) Free-Running Count Operation and Periodic Count Operation

Immediately after a reset, the TCNT counters are all designated as free-running counters. When the CSTn bit in TSTRA, TSTRB, or MTU5.TSTR is set to 1, the corresponding TCNT counter starts up-count operation as a free-running counter. When TCNT overflows (from FFFFh to 0000h), an interrupt request is issued to the CPU if the corresponding TIER.TCIEV bit is 1. After an overflow, TCNT starts counting up again from 0000h.

Figure 22.6 illustrates free-running counter operation.




Figure 22.6 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, TCNT for the relevant channel performs periodic count operation. TGR for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR[2:0] in TCR. After the settings have been made, TCNT starts up-count operation as a periodic counter when the CSTn bit in TSTRA, TSTRB or MTU5.TSTR is set to 1. When the count matches the value in TGR, TCNT becomes 0000h.

If the value of the corresponding TIER.TGIE bit is 1 at this point, an interrupt request is issued to the CPU. After a compare match, TCNT starts counting up again from 0000h.

Figure 22.7 illustrates periodic counter operation.




Figure 22.7 Periodic Counter Operation

(2) Waveform Output by Compare Match

Upon compare match, low, high, or toggle output from the corresponding pin can be performed.

(a) Example of Procedure for Setting Waveform Output by Compare Match

Figure 22.8 shows an example of the procedure for setting waveform output by compare match




Figure 22.8 Example of Procedure for Setting Waveform Output by Compare Match

(b) Examples of Waveform Output Operation

Figure 22.9 shows an example of low output and high output.

In this example, TCNT has been designated as a free-running counter, and settings have been made so that high is output by compare match A and low is output by compare match B. When the pin level is the same as the specified level, the pin level does not change.




Figure 22.9 Example of low output and high output Operation (n = 0 to 4, 6, 7, 9)

Figure 22.10 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made so that the output is toggled by both compare match A and compare match B.




Figure 22.10 Example of Toggle Output Operation (n = 0 to 4, 6, 7, 9)

(3) Input Capture Function

The TCNT value can be transferred to TGR on detection of the MTIOCnm pin (n = 0 to 4, 6, 7, 9; m = A to D) or MTIC5m pin (m = U, V, W) input edge.

The rising edge, falling edge, or both edges can be selected as the detection edge. For MTU0, MTU1, and MTU9, another channel's count clock or compare match signal can also be specified as the input capture source.

Note: When another channel's count clock is used as the input capture input for MTU0, MTU1, and MTU9, PCLKC/1 should not be selected as the count clock used for input capture input. Input capture will not be generated if PCLKC/1 is selected.

(a) Example of Input Capture Operation Setting Procedure

Figure 22.11 shows an example of the input capture operation setting procedure.




Figure 22.11 Example of Input Capture Operation Setting Procedure

(b) Example of Input Capture Operation

Figure 22.12 shows an example of input capture operation.

In this example, both rising and falling edges have been selected as the MTIOCnA pin input capture input edge, the falling edge has been selected as the MTIOCnB pin input capture input edge, and counter clearing by TGRB input capture has been designated for TCNT. (n = 0 to 4, 6, 7, 9)




Figure 22.12 Example of Input Capture Operation (n = 0 to 4, 6, 7, 9)

22.3.2 Synchronous Operation

In synchronous operation, the values in multiple TCNT counters can be modified simultaneously (synchronous setting). In addition, multiple TCNT counters can be cleared simultaneously (synchronous clearing) by making the appropriate setting in TCR.

Synchronous operation can increase the number of TGR registers assigned to the same time base.

MTU0 to MTU4, MTU6, MTU7, and MTU9 can all be designated for synchronous operation. MTU5 cannot be used for synchronous operation.

(1) Example of Synchronous Operation Setting Procedure

Figure 22.13 shows an example of the synchronous operation setting procedure.




Figure 22.13 Example of Synchronous Operation Setting Procedure

(2) Example of Synchronous Operation

Figure 22.14 shows an example of synchronous operation.

In this example, synchronous operation and PWM mode 1 have been designated for MTU0 to MTU 2, MTU0.TGRB compare match has been set as the counter clearing source in MTU0, and synchronous clearing has been set for the counter clearing source in MTU1 and MTU2.

Three-phase PWM waveforms are output from pins MTIOC0A, MTIOC1A, and MTIOC2A. At this time, synchronous setting and synchronous clearing by MTU0.TGRB compare match are performed for the TCNT counters in MTU0 to MTU2, and the data set in MTU0.TGRB is used as the PWM period.

For details of PWM modes, refer to section 22.3.5, PWM Modes.




Figure 22.14 Example of Synchronous Operation

22.3.3 Buffer Operation

Buffer operation, provided for MTU0, MTU3, MTU4, MTU6, MTU7, and MTU9, enables TGRC and TGRD to be used as buffer registers. In MTU0 and MTU9, TGRF can also be used as a buffer register.

Buffer operation differs depending on whether TGR has been designated as an input capture register or as a compare match register.

Note: MTU0.TGRE and MTU9.TGRE cannot be designated as an input capture register and can only operate as a compare match register.

Table 22.62 shows the register combinations used in buffer operation.

Table 22.62 Register Combinations in Buffer Operation

Channel	Timer General Register	Buffer Register
MTU0	TGRA	TGRC
	TGRB	TGRD
	TGRE	TGRF
MTU3	TGRA	TGRC
	TGRB	TGRD
MTU4	TGRA	TGRC
	TGRB	TGRD
MTU6	TGRA	TGRC
	TGRB	TGRD
MTU7	TGRA	TGRC
	TGRB	TGRD
MTU9	TGRA	TGRC
	TGRB	TGRD
	TGRE	TGRF

- When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register.

This operation is illustrated in Figure 22.15.




Figure 22.15 Compare Match Buffer Operation

- When TGR is an input capture register

When an input capture occurs, the value in TCNT is transferred to TGR and the value previously held in TGR is transferred to the buffer register.

This operation is illustrated in Figure 22.16.




Figure 22.16 Input Capture Buffer Operation

(1) Example of Buffer Operation Setting Procedure

Figure 22.17 shows an example of the buffer operation setting procedure.




Figure 22.17 Example of Buffer Operation Setting Procedure

(2) Examples of Buffer Operation

(a) When TGR is an Output Compare Register

Figure 22.18 shows an operation example in which PWM mode 1 has been designated for MTU0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, high output at compare match A, and low output at compare match B. In this example, the TTSA bit in TBTM is set to 0. As buffer operation has been set, when compare match A occurs, the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time compare match A occurs.

For details of PWM modes, refer to section 22.3.5, PWM Modes.




Figure 22.18 Example of Buffer Operation (1)

(b) When TGR is an Input Capture Register

Figure 22.19 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the MTIOCnA pin input capture input edge. (n = 0 to 4, 6, 7, 9)

As buffer operation has been set, when the TCNT value is transferred to TGRA upon occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.




Figure 22.19 Example of Buffer Operation (2) (n = 0 to 4, 6, 7, 9)

(3) Selecting Timing for Transfer from Buffer Registers to Timer General Registers in Buffer Operation

The timing for transfer from buffer registers to timer general registers can be selected in PWM mode 1 or 2 for MTU0 and MTU9 or in PWM mode 1 for MTU3, MTU4, MTU6, and MTU7 by setting the buffer operation transfer mode registers (MTUn.TBTM (n = 0, 3, 4, 6, 7, 9)). Either compare match (value after reset) or TCNT clearing can be selected for the transfer timing. TCNT clearing as transfer timing is one of the following cases.

- When TCNT overflows (FFFFh to 0000h)
- When 0000h is written to TCNT during counting
- When TCNT becomes 0000h under the condition specified in the CCLR[2:0] bits in TCR

Note: TBTM must be modified only while TCNT stops.

Figure 22.20 shows an operation example in which PWM mode 1 is designated for MTU0 and buffer operation is designated for MTU0.TGRA and MTU0.TGRC. The settings used in this example are MTU0.TCNT clearing by compare match B, high output at compare match A, and low output at compare match B. The TTSA bit in MTU0.TBTM is set to 1.




Figure 22.20 Example of Buffer Operation When MTU0.TCNT Clearing is Selected for MTU0.TGRC to MTU0.TGRA Transfer Timing

22.3.4 Cascaded Operation

In cascaded operation, two 16-bit counters in different channels are used together as a 32-bit counter.

There are two functions for connecting MTU1 and MTU2 to use as a 32-bit counter: cascade connection to be set when the MTU1.TMDR3.LWA bit is 0, and cascade connection 32-bit phase counting mode to be set when the MTU1.TMDR3.LWA bit is 1. For details on cascade connection 32-bit phase counting mode, refer to section 22.3.6.2, Cascade Connection 32-Bit Phase Counting Mode. This section describes the cascade connection function to be set when the MTU1.TMDR3.LWA bit is 0.

This function operates when the MTU1.TMDR3.LWA bit is set to 0 and the MTU1.TCR.TPSC[2:0] bits are set so that MTU1.TCNT counts at an overflow/underflow of MTU2.TCNT. Underflow occurs only when the MTU2 to which the lower 16 bits allocated is in phase counting mode.

Table 22.63 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for MTU1, the count clock setting is invalid and the counters operate independently in phase counting mode.

Table 22.63 Cascaded Combinations

Combination	Upper 16 Bits	Lower 16 Bits
MTU1 and MTU2	MTU1.TCNT	MTU2.TCNT

For simultaneous input capture of MTU1.TCNT and MTU2.TCNT during cascaded operation, additional input capture input pins can be specified by the input capture control register (TICCR). The input-capture condition is of edges in the signal produced by taking the logical OR of the input level on the main input pin and the input level on the added input pin. Accordingly, if either is at the high level, a change in the level of the other will not produce an edge for detection. For details, refer to (4), Cascaded Operation Example (c). For input capture in cascade connection, refer to section 22.6.21, Simultaneous Input Capture in MTU1.TCNT and MTU2.TCNT in Cascade Connection.

Table 22.64 shows the TICCR setting and input capture input pins.

Table 22.64 TICCR Setting and Input Capture Input Pins

Target Input Capture	TICCR Setting	Input Capture Input Pin
Input capture from MTU1.TCNT to MTU1.TGRA	I2AE bit = 0 (Initial value)	MTIOC1A
	I2AE bit = 1	MTIOC1A, MTIOC2A
Input capture from MTU1.TCNT to MTU1.TGRB	I2BE bit = 0 (Initial value)	MTIOC1B
	I2BE bit = 1	MTIOC1B, MTIOC2B
Input capture from MTU2.TCNT to MTU2.TGRA	I1AE bit = 0 (Initial value)	MTIOC2A
	I1AE bit = 1	MTIOC2A, MTIOC1A
Input capture from MTU2.TCNT to MTU2.TGRB	I1BE bit = 0 (Initial value)	MTIOC2B
	I1BE bit = 1	MTIOC2B, MTIOC1B

(1) Example of Cascaded Operation Setting Procedure

Figure 22.21 shows an example of the cascaded operation setting procedure.




Figure 22.21 Cascaded Operation Setting Procedure

(2) Cascaded Operation Example (a)

Figure 22.22 shows the operation when MTU1.TCNT is set for counting at MTU2.TCNT overflow/underflow and MTU2 is set for phase counting mode 1 while MTU1.TCNT and MTU2.TCNT are cascaded. MTU1.TCNT is incremented by MTU2.TCNT overflow and decremented by MTU2.TCNT underflow.




Figure 22.22 Cascaded Operation Example (a)

(3) Cascaded Operation Example (b)

Figure 22.23 illustrates the operation when MTU1.TCNT and MTU2.TCNT have been cascaded and the I2AE bit in TICCR has been set to 1 to include the MTIOC2A pin in the MTU1.TGRA input capture conditions. In this example, the MTU1.TIOR.IOA[3:0] bits have selected the MTIOC1A rising edge for the input capture timing while the MTU2.TIOR.IOA[3:0] bits have selected the MTIOC2A rising edge for the input capture timing. Under these conditions, the rising edge of both MTIOC1A and MTIOC2A is used for the MTU1.TGRA input capture condition. For the MTU2.TGRA input capture condition, the MTIOC2A rising edge is used.




Figure 22.23 Cascaded Operation Example (b)

(4) Cascaded Operation Example (c)

Figure 22.24 illustrates the operation when MTU1.TCNT and MTU2.TCNT have been cascaded and the TICCR.I2AE and I1AE bits have been set to 1 to include the MTIOC2A and MTIOC1A pins in the MTU1.TGRA and MTU2.TGRA input capture conditions, respectively. In this example, the IOA[3:0] bits in both MTU1.TIOR and MTU2.TIOR have selected both the rising and falling edges for the input capture timing. Under these conditions, the ORed result of MTIOC1A and MTIOC2A input is used for the MTU1.TGRA and MTU2.TGRA input capture conditions.




Figure 22.24 Cascaded Operation Example (c)

(5) Cascaded Operation Example (d)

Figure 22.25 illustrates the operation when MTU1.TCNT and MTU2.TCNT have been cascaded and the TICCR.I2AE bit has been set to 1 to include the MTIOC2A pin in the MTU1.TGRA input capture conditions. In this example, the IOA[3:0] bits in MTU1.TIOR have selected occurrence of MTU0.TGRA compare match or input capture for the input capture timing while the IOA[3:0] bits in MTU2.TIOR have selected the MTIOC2A rising edge for the input capture timing.

Under these conditions, as MTU1.TIOR has selected occurrence of MTU0.TGRA compare match or input capture for the input capture timing, the MTIOC2A edge is not used for MTU1.TGRA input capture condition although the I2AE bit in TICCR has been set to 1.




Figure 22.25 Cascaded Operation Example (d)

22.3.5 PWM Modes

PWM modes are provided to output PWM waveforms from the external pins. The output level can be selected as low, high, or toggle output in response to a compare match of each TGR.

PWM waveforms in the range of 0% to 100% duty cycle can be output according to the TGR settings.

By designating TGR compare match as the counter clearing source, the PWM period can be specified in that register.

Every channel except MTU5 can be set to PWM mode independently. Channels set to PWM mode can perform synchronous operation with each other or other channels set to any other mode.

There are two PWM modes as described below.

(a) PWM Mode 1

PWM waveforms are output from the MTIOCnA and MTIOCnC pins by pairing TGRA with TGRB and TGRC with TGRD. The levels specified by the TIOR.IOA[3:0] and IOC[3:0] bits are output from the MTIOCnA and MTIOCnC pins at compare matches A and C, and the level specified by the TIOR.IOB[3:0] and IOD[3:0] bits are output at compare matches B and D ($n = 0$ to 4, 6, 7, 9). The initial output value is set in TGRA or TGRC. If the values set in paired TGRs are identical, the output value does not change even when a compare match occurs.

In PWM mode 1, PWM waveforms in up to 14 phases can be output.

(b) PWM Mode 2

PWM waveform output is generated using one TGR as the period register and the others as duty registers. The level specified in TIOR is output at compare matches. Upon counter clearing by a period register compare match, the initial value set in TIOR is output from each pin. If the values set in the period and duty registers are identical, the output value does not change even when a compare match occurs.

Up to 12 phases of PWM waveforms can be output by combining synchronous clearing of channels that cannot be set to PWM mode 2 as synchronous operation.

The correspondence between PWM output pins and registers is shown in Table 22.65.

Table 22.65 PWM Output Registers and Output Pins

Channel	Register	Output Pins	
		PWM Mode 1	PWM Mode 2
MTU0	TGRA	MTIOC0A	MTIOC0A
	TGRB		MTIOC0B
	TGRC	MTIOC0C	MTIOC0C
	TGRD		MTIOC0D
MTU1	TGRA	MTIOC1A	MTIOC1A
	TGRB		MTIOC1B
MTU2	TGRA	MTIOC2A	MTIOC2A
	TGRB		MTIOC2B
MTU3	TGRA	MTIOC3A	Setting prohibited
	TGRB		
	TGRC	MTIOC3C	
	TGRD		
MTU4	TGRA	MTIOC4A	
	TGRB		
	TGRC	MTIOC4C	
	TGRD		
MTU6	TGRA	MTIOC6A	
	TGRB		
	TGRC	MTIOC6C	
	TGRD		
MTU7	TGRA	MTIOC7A	
	TGRB		
	TGRC	MTIOC7C	
	TGRD		
MTU9	TGRA	MTIOC9A	MTIOC9A
	TGRB		MTIOC9B
	TGRC	MTIOC9C	MTIOC9C
	TGRD		MTIOC9D

Note: In PWM mode 2, PWM waveform output is not possible for the TGR register in which the PWM period is set.

(1) Example of PWM Mode Setting Procedure

Figure 22.26 shows an example of the PWM mode setting procedure.




Figure 22.26 Example of PWM Mode Setting Procedure

(2) Examples of PWM Mode Operation

Figure 22.27 shows an example of operation in PWM mode 1.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set as the initial output value and output value for TGRA, and 1 is set as the output value for TGRB.

In this case, the value set in TGRA is used as the period, and the value set in TGRB is used as the duty ratio.




Figure 22.27 Example of PWM Mode 1 Operation (n = 0 to 4, 6, 7, 9)

Figure 22.28 shows an example of operation in PWM mode 2.

In this example, synchronous operation is designated for MTU0 and MTU1, MTU1.TGRB compare match is set as the TCNT clearing source, and low is set as the initial output value and high as the output value for the other TGR registers (MTU0.TGRA to MTU0.TGRD and MTU1.TGRA), outputting 5-phase PWM waveforms.

In this case, the value set in MTU1.TGRB is used as the period, and the values set in the other TGRs are used as the duty ratio.




Figure 22.28 Example of PWM Mode 2 Operation

Figure 22.29 shows examples of PWM waveform output with 0% duty and 100% duty in PWM mode 1. In this example, TGRA compare match is set as the TCNT clearing source, a low level is set as the initial output value for TGRA, and a high level is set as the output value for TGRB.




Figure 22.29 Examples of PWM Mode Operation (PWM Waveform Output with 0% Duty and 100% Duty) (n = 0 to 4, 6, 7, 9)

22.3.6 Phase Counting Mode

There are two phase counting modes: 16-bit phase counting mode in which MTU1 and MTU2 operate independently, and cascade connection 32-bit phase counting mode in which MTU1 and MTU2 are cascaded.

In phase counting mode, the phase difference between two external input clocks is detected and the corresponding TCNT is incremented or decremented.

Two external clock input pins for each phase counting mode are not affected by the settings of TCR.TPSC[2:0], TCR2.TPSC2[2:0], and CKEG[1:0]. The two external clock input pins used in 16-bit phase counting mode and cascade connection 32-bit phase counting mode of MTU2 can be selected by MTU1.TMDR3.PHCKSEL. In a phase counting mode other than 16-bit phase counting mode and cascade connection 32-bit phase counting mode of MTU2, MTCLKA and MTCLKB are selected for A-phase and B-phase, respectively. In phase counting mode, the external clock pins MTCLKA, MTCLKB, MTCLKC, and MTCLKD are used for two-phase encoder pulse input.

Table 22.66 lists the external clock input pins to be connected in each phase counting mode.

Table 22.66 Clock Input Pins in Phase Counting Mode

Phase Counting Mode	TMDR3.PHCKSEL bit	External Clock Input Pins	
		A-Phase	B-Phase
MTU1 16-bit phase counting mode	x (Don't care)	MTCLKA	MTCLKB
MTU2 16-bit phase counting mode	0	MTCLKA	MTCLKB
	1 (initial value)	MTCLKC	MTCLKD
Cascade connection 32-bit phase counting mode	0	MTCLKA	MTCLKB
	1 (initial value)	MTCLKC	MTCLKD

22.3.6.1 16-Bit Phase Counting Mode

When the MTU1.TMDR3.LWA is 0, 16-bit phase counting mode can be set individually for MTU1 and MTU2.

In 16-bit phase counting mode, the phase difference between two external input clocks is detected and the 16-bit counter TCNT of the corresponding channel is incremented or decremented.

When 16-bit phase counting mode is specified, an external clock is selected as the count clock and TCNT operates as an up-counter/down-counter regardless of the setting of TCR.TPSC[2:0], TCR2.TPSC2[2:0], and CKEG[1:0]. However, the functions of TCR.CCLR[1:0], TIOR, TIER, and TGR are enabled, and input capture/compare match and interrupt functions can be used.

These external input pins can be used for two-phase encoder pulse input.

When an overflow occurs while TCNT is counting up and the corresponding TIER.TCIEV bit is 1, a TCIV interrupt is generated. When an underflow occurs while TCNT is counting down and the corresponding TIER.TCIEU bit is 1, a TCIU interrupt is generated.

The TSR.TCFD flag is the count direction flag. Read the TCFD flag to check whether TCNT is counting up and down.

(1) Example of 16-Bit Phase Counting Mode Setting Procedure

Figure 22.30 shows an example of the phase counting mode setting procedure.




Figure 22.30 Example of 16-Bit Phase Counting Mode Setting Procedure

(2) Examples of 16-Bit Phase Counting Mode Operation

In phase counting mode, TCNT is incremented or decremented according to the phase difference between two external clocks. There are five modes according to the count conditions. Each mode operates under the condition PHCKSEL = 1, which means the phase clock for MTU1 is input from MTCLKA or MTCLKB and that for MTU2 is input from MTCLKC or MTCLKD.

(a) Phase Counting Mode 1

Figure 22.31 shows an example of operation in phase counting mode 1, and Table 22.67 summarizes the TCNT up-counting and down-counting conditions.




Figure 22.31 Example of Operation in Phase Counting Mode 1

Table 22.67 Up-Counting and Down-Counting Conditions in Phase Counting Mode 1

MTCLKA (MTU1) MTCLKC (MTU2)	MTCLKB (MTU1) MTCLKD (MTU2)	Operation
High		Up-counting
Low		
	Low	
	High	
High		Down-counting
Low		
	High	
	Low	

: Rising edge
 : Falling edge

(b) Phase Counting Mode 2

Figure 22.32 to Figure 22.34 show the examples of operation in phase counting mode 2 and Table 22.68 summarizes the TCNT up-counting and down-counting conditions.




Figure 22.32 Example of Operation in Phase Counting Mode 2 (When MTUn.TCR2.PCB[1:0] = 00b (n = 1, 2))




Figure 22.33 Example of Operation in Phase Counting Mode 2 (When MTUn.TCR2.PCB[1:0] = 01b (n = 1, 2))






























Figure 22.34 Example of Operation in Phase Counting Mode 2 (When MTUn.TCR2.PCB[1:0] = 1xb (n = 1, 2))

Table 22.68 Up-Counting and Down-Counting Conditions in Phase Counting Mode 2

PCB[1:0]	MTCLKA (MTU1) MTCLKC (MTU2)	MTCLKB (MTU1) MTCLKD (MTU2)	Operation
00b	High		Not counted (Don't care)
	Low		
		Low	Up-counting
		High	
	High		Not counted (Don't care)
	Low		
		High	Down-counting
		Low	
01b	High		Not counted (Don't care)
	Low		
		Low	Down-counting
		High	
	High		Not counted (Don't care)
	Low		
		High	Up-counting
		Low	
1xb	High		Not counted (Don't care)
	Low		
		Low	Down-counting
		High	
	High		Not counted (Don't care)
	Low		
		High	Up-counting
		Low	

 : Rising edge
 : Falling edge

(c) Phase Counting Mode 3

Figure 22.35 to Figure 22.37 show the examples of operation in phase counting mode 3 and Table 22.69 summarizes the TCNT up-counting and down-counting conditions.




Figure 22.35 Example of Operation in Phase Counting Mode 3 (When MTUn.TCR2.PCB[1:0] = 00b (n = 1, 2))




Figure 22.36 Example of Operation in Phase Counting Mode 3 (When MTUn.TCR2.PCB[1:0] = 01b (n = 1, 2))




Figure 22.37 Example of Operation in Phase Counting Mode 3 (When MTUn.TCR2.PCB[1:0] = 1xb (n = 1, 2))

Table 22.69 Up-Counting and Down-Counting Conditions in Phase Counting Mode 3

PCB[1:0]	MTCLKA (MTU1) MTCLKC (MTU2)	MTCLKB (MTU1) MTCLKD (MTU2)	Operation
00b	High	↑	Not counted (Don't care)
	Low	↓	
	↑	Low	Up-counting
	↓	High	
	High	↓	Down-counting
	Low	↑	Not counted (Don't care)
	↑	High	Up-counting
	↓	Low	
01b	High	↑	Down-counting
	Low	↓	Not counted (Don't care)
	↑	Low	Up-counting
	↓	High	
	High	↓	Down-counting
	Low	↑	Not counted (Don't care)
	↑	High	Up-counting
	↓	Low	
1xb	High	↑	Down-counting
	Low	↓	Not counted (Don't care)
	↑	Low	Up-counting
	↓	High	
	High	↓	Down-counting
	Low	↑	Not counted (Don't care)
	↑	High	Up-counting
	↓	Low	

↑ : Rising edge
 ↓ : Falling edge

(d) Phase Counting Mode 4

Figure 22.38 shows an example of operation in phase counting mode 4, and Table 22.70 summarizes the TCNT up-counting and down-counting conditions.




Figure 22.38 Example of Operation in Phase Counting Mode 4

Table 22.70 Up-Counting and Down-Counting Conditions in Phase Counting Mode 4

MTCLKA (MTU1) MTCLKC (MTU2)	MTCLKB (MTU1) MTCLKD (MTU2)	Operation
High	↑	Up-counting
Low	↓	Up-counting
↑	Low	Not counted (Don't care)
↓	High	Not counted (Don't care)
High	↓	Down-counting
Low	↑	Down-counting
↑	High	Not counted (Don't care)
↓	Low	Not counted (Don't care)

↑ : Rising edge
 ↓ : Falling edge

(e) Phase Counting Mode 5

Figure 22.39 and Figure 22.40 show the examples of operation in phase counting mode 5 and Table 22.71 summarizes the TCNT up-counting and down-counting conditions.




Figure 22.39 Example of Operation in Phase Counting Mode 5 (When MTUn.TCR2.PCB[1:0] = 0xb (n = 1, 2))






















Figure 22.40 Example of Operation in Phase Counting Mode 5 (When MTUn.TCR2.PCB[1:0] = 1xb (n = 1, 2))

Table 22.71 Up-Counting and Down-Counting Conditions in Phase Counting Mode 5

PCB[1:0]	MTCLKA (MTU1) MTCLKC (MTU2)	MTCLKB (MTU1) MTCLKD (MTU2)	Operation
0xb	High		Not counted (Don't care)
	Low		
		Low	Up-counting
		High	
	High		Not counted (Don't care)
	Low		
		High	Up-counting
		Low	
1xb	High		Not counted (Don't care)
	Low		Up-counting
		Low	Not counted (Don't care)
		High	Up-counting
	High		Not counted (Don't care)
	Low		Not counted (Don't care)
		High	Up-counting
		Low	Up-counting

 : Rising edge
 : Falling edge

(3) 16-Bit Phase Counting Mode Application Example

Figure 22.41 shows an example in which MTU1 is in phase counting mode, and MTU1 is coupled with MTU0 to input 2-phase encoder pulses of a servo motor in order to detect position or speed.

MTU1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input to MTCLKA and MTCLKB.

In MTU0, MTU0.TGRC compare match is specified as the TCNT clearing source and MTU0.TGRA and MTU0.TGRC are used for the compare match function and are set with the speed control period and position control period.

MTU0.TGRB is used for input capture, with MTU0.TGRB and MTU0.TGRD operating in buffer mode. The MTU1 count clock is designated as the MTU0.TGRB input capture source, and the widths of 2-phase encoder 4-multiplication pulses are detected.

MTU1.TGRA and MTU1.TGRB for MTU1 are designated for the input capture function and MTU0.TGRA and MTU0.TGRC compare matches in MTU0 are selected as the input capture sources to store the up/down-counter values for the control periods.

This procedure enables the accurate detection of position and speed.




Figure 22.41 16-Bit Phase Counting Mode Application Example

22.3.6.2 Cascade Connection 32-Bit Phase Counting Mode

When MTU1 is set to phase counting mode by setting $MTU1.TMDR3.LWA = 1$, MTU1 and MTU2 are connected to operate in cascade connection 32-bit phase counting mode. When this mode is used, the TCR, TCR2, TIOR, TIER, TGR, and TSR registers are controlled by MTU1 and the settings of MTU2 are disabled. Refer to Figure 22.42 for the procedure for setting cascade connection 32-bit phase counting mode.

Refer to section 22.3.4, Cascaded Operation, for details on the cascade connection function for connecting MTU1 and MTU2 in a mode other than cascade connection 32-bit phase counting mode.

(1) Example of Setting Cascade Connection 32-Bit Phase Counting Mode

Figure 22.42 shows an example of the procedure for setting cascade connection 32-bit phase counting mode.




Figure 22.42 Procedure for Setting Cascade Connection 32-Bit Phase Counting Mode

22.3.7 Reset-Synchronized PWM Mode

In the reset-synchronized PWM mode, six phases of positive and negative PWM waveforms (12 phases in total) that share a common wave transition point can be output by combining MTU3 and MTU4 and MTU6 and MTU7.

When set for reset-synchronized PWM mode, the MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D, MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, and MTIOC7D pins function as PWM output pins and timer counters 3 and 6 (MTU3.TCNT and MTU6.TCNT) functions as an up-counter.

Table 22.72 shows the PWM output pins used. Table 22.73 shows the settings of the registers.

Table 22.72 Output Pins for Reset-Synchronized PWM Mode

Channel	Output Pin	Description
MTU3	MTIOC3A	Toggle output synchronized with PWM period (or I/O port)
	MTIOC3B	PWM output pin 1
	MTIOC3D	PWM output pin 1' (negative-phase waveform of PWM output 1)
MTU4	MTIOC4A	PWM output pin 2
	MTIOC4C	PWM output pin 2' (negative-phase waveform of PWM output 2)
	MTIOC4B	PWM output pin 3
	MTIOC4D	PWM output pin 3' (negative-phase waveform of PWM output 3)
MTU6	MTIOC6A	Toggle output synchronized with PWM period (or I/O port)
	MTIOC6B	PWM output pin 4
	MTIOC6D	PWM output pin 4' (negative-phase waveform of PWM output 4)
MTU7	MTIOC7A	PWM output pin 5
	MTIOC7C	PWM output pin 5' (negative-phase waveform of PWM output 5)
	MTIOC7B	PWM output pin 6
	MTIOC7D	PWM output pin 6' (negative-phase waveform of PWM output 6)

Table 22.73 Register Settings for Reset-Synchronized PWM Mode

Register	Setting
MTU3.TCNT	Initial setting (0000h)
MTU4.TCNT	Initial setting (0000h)
MTU3.TGRA	Set the count period for MTU3.TCNT
MTU3.TGRB	Set the transition point of the PWM waveform to be output from the MTIOC3B and MTIOC3D pins
MTU4.TGRA	Set the transition point of the PWM waveform to be output from the MTIOC4A and MTIOC4C pins
MTU4.TGRB	Set the transition point of the PWM waveform to be output from the MTIOC4B and MTIOC4D pins
MTU6.TCNT	Initial setting (0000h)
MTU7.TCNT	Initial setting (0000h)
MTU6.TGRA	Set the count period for MTU6.TCNT
MTU6.TGRB	Set the transition point of the PWM waveform to be output from the MTIOC6B and MTIOC6D pins
MTU7.TGRA	Set the transition point of the PWM waveform to be output from the MTIOC7A and MTIOC7C pins
MTU7.TGRB	Set the transition point of the PWM waveform to be output from the MTIOC7B and MTIOC7D pins

(1) Example of Procedure for Setting Reset-Synchronized PWM Mode

Figure 22.43 shows an example of procedure for setting the reset-synchronized PWM mode.




Figure 22.43 Procedure for Selecting Reset-Synchronized PWM Mode

(2) Example of Reset-Synchronized PWM Mode Operation

Figure 22.44 shows an example of operation in the reset-synchronized PWM mode.

MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) operate as up-counters. The counters are cleared when a compare match occurs between MTU3.TCNT (MTU6.TCNT) and MTU3.TGRA (MTU6.TGRA), and then begin incrementing from 0000h. The output from the PWM pins toggles every time a compare match occurs in MTU3.TGRB (MTU6.TGRB), MTU4.TGRA (MTU7.TGRA), and MTU4.TGRB (MTU7.TGRB) and the counters are cleared.




Figure 22.44 Example of Reset-Synchronized PWM Mode Operation
(When OLSN = 1 and OLSP = 1 in MTU3.TOCR1 and MTU4.TOCR1)

22.3.8 Complementary PWM Mode

In complementary PWM mode, dead time can be set for PWM waveforms to be output. The dead time is the period during which the upper and lower arm transistors are set to the inactive level in order to prevent short-circuiting of the arms.

Six positive-phase and six negative-phase PWM waveforms (12 phases in total) with dead time can be output by combining MTU3/MTU4 and MTU6/MTU7. PWM waveforms without dead time can also be output.

In complementary PWM mode, MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D, MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7B, MTIOC7C, and MTIOC7D pins function as PWM output pins, and the MTIOC3A and MTIOC6A pins can be set for toggle output synchronized with the PWM period.

MTU3.TCNT, MTU4.TCNT, MTU6.TCNT, and MTU7.TCNT function as up/down-counters.

Table 22.74 shows the PWM output pins used. Table 22.75 shows the settings of the registers used.

A function to directly cut off the PWM output by using an external signal is supported as a port function.

Table 22.74 Output Pins for Complementary PWM Mode

Channel	Output Pin	Description
MTU3	MTIOC3A	Toggle output synchronized with PWM period (or I/O port)
	MTIOC3B	PWM output pin 1
	MTIOC3C	I/O port*1
	MTIOC3D	PWM output pin 1' (negative-phase waveform output of PWM output 1)
MTU4	MTIOC4A	PWM output pin 2
	MTIOC4C	PWM output pin 2' (negative-phase waveform output of PWM output 1)
	MTIOC4B	PWM output pin 3
	MTIOC4D	PWM output pin 3' (negative-phase waveform output of PWM output 1)
MTU6	MTIOC6A	Toggle output synchronized with PWM period (or I/O port)
	MTIOC6B	PWM output pin 4
	MTIOC6C	I/O port*1
	MTIOC6D	PWM output pin 4' (negative-phase waveform output of PWM output 4)
MTU7	MTIOC7A	PWM output pin 5
	MTIOC7C	PWM output pin 5' (negative-phase waveform output of PWM output 5)
	MTIOC7B	PWM output pin 6
	MTIOC7D	PWM output pin 6' (negative-phase waveform output of PWM output 6)

Note 1. Avoid setting the MTIOC3C and MTIOC6C pins as timer I/O pins in complementary PWM mode.

Table 22.75 Register Settings for Complementary PWM Mode (1/2)

Channel	Counter/ Register	Description	Read/Write from CPU
MTU3	TCNT	Starts up-counting from the value set in the dead time register	Maskable by TRWERA setting*1
	TGRA	Set MTU3.TCNT upper limit value (1/2 carrier period + dead time)	Maskable by TRWERA setting*1
	TGRB	PWM output 1 compare register	Maskable by TRWERA setting*1
	TGRC	MTU3.TGRA buffer register	Readable/writable
	TGRD	PWM output 1/MTU3.TGRB buffer register	Readable/writable
	TGRE	MTU3.TGRB buffer register B (when double buffer function is used)	Readable/writable
MTU4	TCNT	Starts up-counting after being initialized to 0000h	Maskable by TRWERA setting*1
	TGRA	PWM output 2 compare register	Maskable by TRWERA setting*1
	TGRB	PWM output 3 compare register	Maskable by TRWERA setting*1
	TGRC	PWM output 2/MTU4.TGRA buffer register	Readable/writable
	TGRD	PWM output 3/MTU4.TGRB buffer register	Readable/writable
	TGRE	MTU4.TGRA buffer register B (when double buffer function is used)	Readable/writable
	TGRF	MTU4.TGRB buffer register B (when double buffer function is used)	Readable/writable
MTU6	TCNT	Starts up-counting from the value set in the dead time register	Maskable by TRWERB setting*2
	TGRA	Set MTU6.TCNT upper limit value (1/2 carrier period + dead time)	Maskable by TRWERB setting*2
	TGRB	PWM output 4 compare register	Maskable by TRWERB setting*2
	TGRC	MTU6.TGRA buffer register	Readable/writable
	TGRD	PWM output 4/MTU6.TGRB buffer register	Readable/writable
	TGRE	MTU6.TGRB buffer register B (when double buffer function is used)	Readable/writable
MTU7	TCNT	Starts up-counting after being initialized to 0000h	Maskable by TRWERB setting*2
	TGRA	PWM output 5 compare register	Maskable by TRWERB setting*2
	TGRB	PWM output 6 compare register	Maskable by TRWERB setting*2
	TGRC	PWM output 5/MTU7.TGRA buffer register	Readable/writable
	TGRD	PWM output 6/MTU7.TGRB buffer register	Readable/writable
	TGRE	MTU7.TGRA buffer register B (when double buffer function is used)	Readable/writable
	TGRF	MTU7.TGRB buffer register B (when double buffer function is used)	Readable/writable

Note 1. Access can be enabled or disabled according to the setting in TRWERA (timer read/write enable register A).

Note 2. Access can be enabled or disabled according to the setting in TRWERB (timer read/write enable register B).

Table 22.76 Register Settings for Complementary PWM Mode (2/2)

Channel	Counter/ Register	Description	Read/Write from CPU
	Timer dead time data register A (TDDRA)	Set MTU4.TCNT and MTU3.TCNT offset value (dead time value)	Maskable by TRWERA setting*1
	Timer dead time data register B (TDDRb)	Set MTU7.TCNT and MTU6.TCNT offset value (dead time value)	Maskable by TRWERB setting *2
	Timer period data register A (TCDRA)	Set MTU4.TCNT upper limit value (1/2 carrier period)	Maskable by TRWERA setting*1
	Timer period data register B (TCDRB)	Set MTU7.TCNT upper limit value (1/2 carrier period)	Maskable by TRWERB setting*2
	Timer period buffer register A (TCBRA)	TCDRA buffer register	Readable/writable
	Timer period buffer register B (TCBRB)	TCDRB buffer register	Readable/writable
	Subcounter A (TCNTSA)	Subcounter A for dead time generation	Read-only
	Subcounter B (TCNTSB)	Subcounter B for dead time generation	Read-only
	Temporary register 1A (TEMP1A)	PWM output 1/MTU3.TGRB temporary register A	Not readable/writable
	Temporary register 1B (TEMP1B)	PWM output 1/MTU3.TGRB temporary register B (when double buffer function is used)	Not readable/writable
	Temporary register 2A (TEMP2A)	PWM output 2/MTU4.TGRA temporary register A	Not readable/writable
	Temporary register 2B (TEMP2B)	PWM output 2/MTU4.TGRA temporary register B (when double buffer function is used)	Not readable/writable
	Temporary register 3A (TEMP3A)	PWM output 3/MTU4.TGRB temporary register A	Not readable/writable
	Temporary register 3B (TEMP3B)	PWM output 3/MTU4.TGRB temporary register B (when double buffer function is used)	Not readable/writable
	Temporary register 4A (TEMP4A)	PWM output 4/MTU6.TGRB temporary register A	Not readable/writable
	Temporary register 4B (TEMP4B)	PWM output 4/MTU6.TGRB temporary register B (when double buffer function is used)	Not readable/writable
	Temporary register 5A (TEMP5A)	PWM output 5/MTU7.TGRA temporary register A	Not readable/writable
	Temporary register 5B (TEMP5B)	PWM output 5/MTU7.TGRA temporary register B (when double buffer function is used)	Not readable/writable
	Temporary register 6A (TEMP6A)	PWM output 6/MTU7.TGRB temporary register A	Not readable/writable
	Temporary register 6B (TEMP6B)	PWM output 6/MTU7.TGRB temporary register B (when double buffer function is used)	Not readable/writable

Note 1. Access can be enabled or disabled according to the setting in TRWERA (timer read/write enable register A).

Note 2. Access can be enabled or disabled according to the setting in TRWERB (timer read/write enable register B).




Figure 22.45 Block Diagram of MTU3 and MTU4 in Complementary PWM Mode




Figure 22.46 Block Diagram of MTU6 and MTU7 in Complementary PWM Mode

(1) Example of Complementary PWM Mode Setting Procedure

Figure 22.47 shows an example of the complementary PWM mode setting procedure.




Figure 22.47 Example of Complementary PWM Mode Setting Procedure

(2) Outline of Complementary PWM Mode Operation

In complementary PWM mode, six phases (three positive and three negative) PWM waveforms can be output. Figure 22.48 illustrates counter operation in complementary PWM mode (MTU3 and MTU4), and Figure 22.49 shows an example of operation in complementary PWM mode.

(a) Counter Operation

In complementary PWM mode, three counters—MTU3.TCNT, MTU4.TCNT, and TCNTSA (MTU6.TCNT, MTU7.TCNT, and TCNTSB)—in each unit perform up-/down-count operations.

MTU3.TCNT (MTU6.TCNT) is automatically initialized to the value set in TDDRA (TDDRB) when complementary PWM mode is selected and the CST3 bit in TSTRA (TSTRB) is 0. When the CST3 bit is set to 1, MTU3.TCNT (MTU6.TCNT) counts up to the value set in MTU3.TGRA (MTU6.TGRA), then switches to down-counting when it matches MTU3.TGRA (MTU6.TGRA). When the MTU4.TCNT (MTU7.TCNT) value matches 0000h, MTU3.TCNT (MTU6.TCNT) switches to up-counting, and the operation is repeated in this way.

MTU4.TCNT (MTU7.TCNT) should be initialized to 0000h after a reset. When the CST4 bit is set to 1, MTU4.TCNT (MTU7.TCNT) counts up in synchronization with MTU3.TCNT (MTU6.TCNT), and switches to down-counting when MTU3.TCNT (MTU6.TCNT) matches MTU3.TGRA (MTU6.TGRA). On reaching 0000h, MTU4.TCNT (MTU7.TCNT) switches to up-counting, and the operation is repeated in this way. TCNTSA (TCNTSB) is a read-only counter. It does not need to be initialized after a reset.

In counting up by MTU3.TCNT and MTU4.TCNT (or MTU6.TCNT and MTU7.TCNT), MTU3.TCNT (or MTU6.TCNT) starts counting up when it matches TCDRA (or TCDRB) and switches to counting down when it matches MTU3.TGRA (or MTU6.TGRA). Furthermore, when MTU4.TCNT (or MTU7.TCNT) matches TDDRA (or TDDRB), TCNTSA (or TCNTSB) is set to the value in MTU3.TGRA (or MTU6.TGRA) and counting is stopped.

When MTU4.TCNT (MTU7.TCNT) matches TDDRA (TDDRB) during down-counting of MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT), TCNTSA (TCNTSB) starts up-counting, and when MTU4.TCNT (MTU7.TCNT) matches 0000h, the operation switches to down-counting. When MTU3.TCNT (MTU6.TCNT) matches TCDRA (TCDRB), TCNTSA (TCNTSB) becomes 0000h and stops counting.

TCNTSA (TCNTSB) is compared with the compare register and temporary register, in which the PWM duty is specified, only during the count operation.




Figure 22.48 Count Operation in Complementary PWM Mode (MTU3 and MTU4)

(b) Register Operation

In complementary PWM mode, nine registers (compare registers, buffer registers, and temporary registers) are used to control the duty ratio for the PWM output. Figure 22.49 shows an example of operation in complementary PWM mode (MTU3 and MTU4).

MTU3.TGRB, MTU4.TGRA, and MTU4.TGRB (MTU6.TGRB, MTU7.TGRA, and MTU7.TGRB) are constantly compared with the counters to generate PWM waveforms. When these registers match the counter, the value set in the OLSN and OLSP bits in the timer output control registers (TOCR1A and TOCR1B) is output from the PWM output pin. MTU3.TGRD, MTU4.TGRC, and MTU4.TGRD (MTU6.TGRD, MTU7.TGRC, and MTU7.TGRD) are buffer registers for these compare registers.

When the double buffer function is used, MTU3.TGRE, MTU4.TGRE, and MTU4.TGRF (MTU6.TGRE, MTU7.TGRE, and MTU7.TGRF) are also used as buffer registers B. For details of double buffer operation, refer to section 22.3.8 (2) (s), Double Buffer Function in Complementary PWM Mode.

Data in a compare register can be changed by writing new data to the corresponding buffer register. The buffer registers can be read or written at any time.

When modifying data in a buffer register, write to MTU4.TGRD (MTU7.TGRD) last and enable data transfer from the buffer register to a temporary register. At this time, transfer from the TCBRA (TCBRB) register and MTU3.TGRC (MTU6.TGRC) register, which operate as buffer registers for the timer period registers, to temporary registers is also enabled. Data is transferred to all five temporary registers at the same time.

When transfer is enabled in the Ta interval, data written to a buffer register is transferred to the temporary register. The data is not transferred to the temporary register in the Tb1 and Tb2 intervals. Data enabled for transfer in this interval is transferred to the temporary register at the end of this interval.

The value transferred to a temporary register is transferred to the compare register at the end of the Tb1 interval (when matches MTU3.TGRA (MTU6.TGRA) while TCNTSA (TCNTSB) is counting up), or at the end of the Tb2 interval (when matches 0000h while TCNTSA (TCNTSB) is counting down). The timing for transfer from the temporary register to the compare register can be selected with bits MD[3:0] in the timer mode register 1 (TMDR1). Figure 22.49 shows an example in which the trough is selected for the transfer timing.

In the Tb interval in which data is not transferred to the temporary register (Tb1 in Figure 22.49), the temporary register has the same function as the compare register and is compared with the counter. In this interval, therefore, there are two compare match registers for one output phase; the compare register contains the pre-change data and the temporary register contains new data. In this interval, three counters MTU3.TCNT, MTU4.TCNT, and TCNTSA (MTU6.TCNT, MTU7.TCNT, and TCNTSB) and two registers (compare register and temporary register) are compared, and PWM output is controlled accordingly.




Figure 22.49 Example of Operation in Complementary PWM Mode (MTU3 and MTU4)

(c) Initial Setting

In complementary PWM mode, there are nine registers that require initial setting. In addition, there is a register that specifies whether to generate dead time (it should be used only when dead time generation should be disabled).

Before setting complementary PWM mode with MTU3.TMDR1.MD[3:0] (MTU6.TMDR1.MD[3:0]) bits, initial values should be set in the following registers.

The TOCR1A, TOCR2A, TOCR1B, and TOCR2B registers are used to set the PWM output level. MTU3.TGRC (MTU6.TGRC) operates as the buffer register for MTU3.TGRA (MTU6.TGRA), and should be set with $1/2$ the PWM period + dead time T_d . The timer period buffer register (TCBRA or TCBRB) operates as the buffer register for the timer period data register (TCDRA or TCDRB), and should be set with $1/2$ the PWM period. Set dead time T_d in the timer dead time data register (TDDRA or TDDRB).

When dead time is not needed, the TDER bit in the timer dead time enable register (TDERA or TDERB) should be set to 0, MTU3.TGRC and MTU3.TGRA (MTU6.TGRC and MTU6.TGRA) should be set to $1/2$ the PWM carrier period + 1, and TDDRA (TDDRB) should be set to 1.

Set the respective initial PWM duty values in three buffer registers A (MTU3.TGRD, MTU4.TGRC, and MTU4.TGRD (MTU6.TGRD, MTU7.TGRC, and MTU7.TGRD)).

Set three buffer registers B (MTU3.TGRE, MTU4.TGRE, and MTU4.TGRF (MTU6.TGRE, MTU7.TGRE, and MTU7.TGRF)) only when the double buffer function is used.

The values set in the five buffer registers excluding TDDRA (TDDRB) are transferred to the corresponding compare registers as soon as complementary PWM mode is set.

Set MTU4.TCNT (MTU7.TCNT) to 0000h before setting complementary PWM mode.

Table 22.77 Registers and Counters Requiring Initial Setting

Register and Counter	Setting
TOCR1A, TOCR2A, TOCR1B, TOCR2B	PWM output level
MTU3.TGRC MTU6.TGRC	$1/2$ PWM period + dead time T_d ($1/2$ PWM period + 1 when dead time generation is disabled by TDERA or TDERB)
TDDRA, TDDRB	Dead time T_d (1 when dead time generation is disabled by TDERA or TDERB)
TCBRA, TCBRB	$1/2$ PWM period
MTU3.TGRD, MTU4.TGRC, MTU4.TGRD MTU6.TGRD, MTU7.TGRC, MTU7.TGRD	Initial PWM duty ratio value for each phase
MTU3.TGRE, MTU4.TGRE, MTU4.TGRF MTU6.TGRE, MTU7.TGRE, MTU7.TGRF	Initial PWM duty ratio value for each phase (only when double buffer function is used)
MTU4.TCNT MTU7.TCNT	0000h

Note: The value set in MTU3.TGRC (MTU6.TGRC) should be the sum of $1/2$ the PWM period set in TCBRA (TCBRB) and dead time T_d set in TDDRA (TDDRB). When dead time generation is disabled by TDERA (TDERB), TGRC should be set to $1/2$ the PWM period + 1.

(d) PWM Output Level Setting

In complementary PWM mode, the PWM output level is set with bits OLSN and OLSP in timer output control register 1 (TOCR1A or TOCR1B) or bits OLS1P to OLS3P and OLS1N to OLS3N in timer output control register 2 (TOCR2A or TOCR2B).

The output level can be set for each of the three positive phases and three negative phases of 6-phase output.

Complementary PWM mode should be cleared before setting or changing output levels.

(e) Dead Time Setting

In complementary PWM mode, dead time can be set for PWM output.

The dead time is set in the timer dead time data register (TDDRA or TDDRB). The value set in TDDRA (TDDRB) is used as the MTU3.TCNT (MTU6.TCNT) counter start value and creates a non-overlapping interval between MTU3.TCNT (MTU6.TCNT) and MTU4.TCNT (MTU7.TCNT). Complementary PWM mode should be cleared before changing the contents of TDDRA (TDDRB).

(f) Dead Time Suppressing

Dead time generation is suppressed by setting the TDER bit in the timer dead time enable register (TDERA or TDERB) to 0. TDERA (TDERB) can be set to 0 only when 0 is written to it after reading TDER = 1.

MTU3.TGRA and MTU3.TGRC (MTU6.TGRA and MTU6.TGRC) should be set to 1/2 PWM period + 1 and the timer dead time data register (TDDRA or TDDRB) should be set to 1.

By the above settings, PWM waveforms without dead time can be obtained. Figure 22.50 shows an example of operation without dead time (MTU3 and MTU4).




Figure 22.50 Example of Operation without Dead Time (MTU3 and MTU4)

(g) PWM Period Setting

In complementary PWM mode, the PWM period is set in two registers—MTU3.TGRA (MTU6.TGRA), in which the MTU3.TCNT (MTU6.TCNT) upper limit value is set, and TCDRA (TCDRB), in which the MTU4.TCNT (MTU7.TCNT) upper limit value is set. The settings should be made so as to achieve the following relationship between these two registers:

With dead time: MTU3.TGRA (MTU6.TGRA) setting = TCDRA (TCDRB) setting + TDDRA (TDDRb) setting
 Without dead time: MTU3.TGRA (MTU6.TGRA) setting = TCDRA (TCDRB) setting + 1

In addition, the settings should be made so as to achieve the following relationship between the TCDRA (TCDRB) register and the TDDRA (TDDRb) register:

$$TCDRA (TCDRB) \text{ setting} > TDDRA (TDDRb) \text{ setting} \times 2 + 2$$

The MTU3.TGRA and TCDRA (MTU6.TGRA and TCDBRb) settings are made by setting values in buffer registers MTU3.TGRC and TCBRA (MTU6.TGRC and TCBRB). When data is written to MTU4.TGRD (MTU7.TGRD) to enable transfers, the values set in MTU3.TGRC and TCBRA (MTU6.TGRC and TCBRB) are transferred simultaneously to the MTU3.TGRA and TCDRA (MTU6.TGRA and TCDBRb) with the transfer timing selected with the MTU3.TMDR1.MD[3:0] (MTU6.TMDR1.MD[3:0]) bits.

The new PWM period is reflected from the next cycle when data is updated at the crest, or from the current cycle when updated in the trough. Figure 22.51 illustrates the operation when the PWM period is updated at the crest. Refer to the following section, (h), Register Data Updating, for the method of updating the data in each buffer register.




Figure 22.51 Example of PWM Period Updating (MTU3 and MTU4)

(h) Register Data Updating

The buffer registers are used to update the data in five compare registers for the PWM duty and PWM period in complementary PWM mode. The update data can be written to the buffer register at any time.

There is a temporary register between each of these registers and its buffer register. While subcounter TCNTSA (TCNTSB) is not counting, if buffer register data is updated, the temporary register value also changes. Data is not transferred from buffer registers to temporary registers while TCNTSA (TCNTSB) is counting; in this case, the value written to a buffer register is transferred after TCNTSA (TCNTSB) halts.

The temporary register value is transferred to the compare register at the data update timing set with MTU3.TMDR1.MD[3:0] (MTU6.TMDR1.MD[3:0]) bits. Figure 22.52 shows an example of data updating in complementary PWM mode (MTU3 and MTU4). This example shows the mode in which data is updated at both the counter crest and trough.

When updating buffer register data, be sure to write to MTU4.TGRD (MTU7.TGRD) at the end of the update. Data is transferred from buffer registers to the temporary registers simultaneously for all five registers after the write to MTU4.TGRD (MTU7.TGRD).

Even when not updating all five registers or when not updating the MTU4.TGRD (MTU7.TGRD) data, be sure to write to MTU4.TGRD (MTU7.TGRD) after writing data to the registers to be updated. In this case, the data written to MTU4.TGRD (MTU7.TGRD) should be the same as the data prior to the write operation.

Refer to section 22.3.8 (2) (s), Double Buffer Function in Complementary PWM Mode, for data updating when the double buffer function is used.




Figure 22.52 Example of Data Updating in Complementary PWM Mode (MTU3 and MTU4)

(i) Initial Output in Complementary PWM Mode

In complementary PWM mode, the initial output is determined by the setting of the OLSN and OLSP bits in the TOCR1A (TOCR1B) register or the OLS1N to OLS3N and OLS1P to OLS3P bits in the TOCR2A register (TOCR2B). This initial output is the non-active level of the PWM output and continues from when complementary PWM mode is set with the MTU3.TMDR1 (MTU6.TMDR1) until MTU4.TCNT (MTU7.TCNT) exceeds the value set in the TDDRA (TDDRB) register. Figure 22.53 shows an example of the initial output in complementary PWM mode. An example of the waveform when the initial PWM duty ratio value is smaller than the TDDRA (TDDRB) value is shown in Figure 22.54.




Figure 22.53 Example of Initial Output in Complementary PWM Mode (MTU3 and MTU4) (1)




Figure 22.54 Example of Initial Output in Complementary PWM Mode (MTU3 and MTU4) (2)

(j) Method for Generating PWM Output in Complementary PWM Mode

In complementary PWM mode, six phases (three positive and three negative) PWM waveforms can be output. Dead time can be set for PWM waveforms to be output.

A PWM waveform is generated by output of the level selected in the timer output control register in the event of a compare match between a counter and a compare register. While TCNTSA (TCNTSB) is counting, the compare register and temporary register values are simultaneously compared to create consecutive PWM output from 0 to 100% duty ratio. The relative timing of turn-on and turn-off compare match occurrence may vary, but the compare match that turns off each phase takes precedence to secure the dead time and ensure that the positive-phase and negative-phase turn-on times do not overlap. Figure 22.55 to Figure 22.57 show examples of waveform generation in complementary PWM mode.

The positive-phase and negative-phase turn-off timing is generated by a compare match with the counter indicated by a solid line, and the turn-on timing is generated by a compare match with the counter indicated by a dotted line, which operates with a delay equal to the dead time behind the counter indicated by a solid line. In the T1 period, compare match a that turns off the negative phase has the highest priority, and compare matches before a are ignored. In the T2 period, compare match c that turns off the positive phase has the highest priority, and compare matches before c are ignored.

In most cases, compare matches occur in the order a → b → c → d (or c → d → a' → b') as shown in Figure 22.55. If compare matches deviate from the a → b → c → d order, since the time for which the negative phase is off is shorter than twice the dead time, the positive phase is not turned on. If compare matches deviate from the c → d → a' → b' order, since the time for which the positive phase is off is shorter than twice the dead time, the negative phase is not turned on. As shown in Figure 22.56, if compare match c follows compare match a before compare match b, compare match b is ignored and the negative phase is turned on by compare match d. This is because turning off the positive phase has priority due to the occurrence of compare match c (positive-phase off timing) before compare match b (positive-phase on timing) (consequently, the waveform does not change because the positive phase goes from off to off).

Similarly, in the example in Figure 22.57, turning off the negative phase has priority due to the occurrence of compare match a' (negative-phase off timing) before compare match d (negative-phase on timing). As a result, the negative phase is not turned on.

Thus, in complementary PWM mode, compare matches at turn-off timings take precedence, and turn-on timing compare matches that occur before a turn-off timing compare match are ignored.




Figure 22.55 Example of Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (1)




Figure 22.56 Example of Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (2)




Figure 22.57 Example of Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (3)

(k) 0% and 100% Duty Ratio Output in Complementary PWM Mode

In complementary PWM mode, 0% and 100% duty PWM output can be output as required. Figure 22.58 to Figure 22.62 show output examples.

A 100% duty waveform is output when the compare register value is set to 0000h. The waveform in this case has a positive phase with a 100% on-state. A 0% duty waveform is output when the compare register value is set to the same value as MTU3.TGRA (MTU6.TGRA). The waveform in this case has a positive phase with a 100% off-state.

Turn-on and turn-off compare matches occur simultaneously, but if a turn-on compare match and turn-off compare match for the same phase occur simultaneously, both compare matches are ignored and the waveform does not change.




Figure 22.58 Example of 0% and 100% Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (1)




Figure 22.59 Example of 0% and 100% Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (2)




Figure 22.60 Example of 0% and 100% Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (3)




Figure 22.61 Example of 0% and 100% Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (4)




Figure 22.62 Example of 0% and 100% Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (5)

(l) Toggle Output Synchronized with PWM Period

In complementary PWM mode, toggle output from the PWM output pin in synchronization with the PWM period can be enabled by setting the PSYE bit in the TOCR1A (TOCR1B) register to 1. An example of a toggle output waveform is shown in Figure 22.63.

This output is toggled by a compare match between MTU3.TCNT and MTU3.TGRA (MTU6.TCNT and MTU6.TGRA) and a compare match between MTU4.TCNT (MTU7.TCNT) and 0000h.

The MTIOC3A (MTIOC6A) pin is assigned for this toggle output. The initial output is high-level output.




Figure 22.63 Example of Toggle Output Waveform Synchronized with PWM Output (MTU3 and MTU4)

(m) Counter Clearing by Another Channel

In complementary PWM mode, MTU3.TCNT, MTU4.TCNT, and TCNTSA (MTU6.TCNT, MTU7.TCNT, and TCNTSB) can be cleared by another channel source when a mode for synchronization with another channel is specified through the TSYRA (TSYRB) register and synchronous clearing is selected with MTU3.TCR.CCLR[2:0] (MTU6.TCR.CCLR[2:0]) bits.

Figure 22.64 illustrates an example of this operation.

Use of this function enables a counter to be cleared and restarted through an external signal.




Figure 22.64 Counter Clearing Synchronized with Another Channel (MTU3 and MTU4)

(n) Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

Setting the WRE bit in TWCRA (TWCRB) to 1 suppresses initial output when synchronous counter clearing occurs in the Tb interval (Tb2 interval) at the trough in complementary PWM mode and controls abrupt change in duty cycle at synchronous counter clearing.

Initial output suppression through the WRE bit = 1 is applicable only when synchronous clearing occurs in the Tb2 interval as indicated by (10) or (11) in Figure 22.65. When synchronous clearing occurs outside that interval, the initial value specified by the OLSN and OLSP bits in TOCR1A (TOCR1B) is output. Even in the Tb2 interval, if synchronous clearing occurs in the initial value output period (indicated by (1) in Figure 22.65) immediately after the counters start operation, initial value output is not suppressed.

This function can be used in both channel combinations of MTU3 and MTU4, and MTU6 and MTU7. In MTU3 and MTU4, synchronous clearing in any of MTU0 to MTU2 can cause counter clearing; in MTU6 and MTU7, compare match or input capture in any of MTU0 to MTU2 can cause counter clearing.




Figure 22.65 Timing for Synchronous Counter Clearing (MTU3 and MTU4)

- Example of Procedure for Setting Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode.

An example of the procedure for setting output waveform control at synchronous counter clearing in complementary PWM mode is shown in Figure 22.66.




Figure 22.66 Example of Procedure for Setting Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode (MTU3 and MTU4)

- Examples of Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

Figure 22.67 to Figure 22.70 show examples of output waveform control in which MTU3 and MTU4 operate in complementary PWM mode and synchronous counter clearing is generated while the WRE bit in TWCRA is set to 1. In the examples shown in Figure 22.67 to Figure 22.70, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in Figure 22.65, respectively.

In MTU6 and MTU7, these examples are equivalent to the cases when MTU6 and MTU7 operate in complementary PWM mode and synchronous counter clearing is generated while the SCC bit is set to 0 and the WRE bit is set to 1 in TWCRB.




Figure 22.67 Example of Synchronous Clearing in Dead Time during Up-Counting (Timing (3) in Figure 22.65; TWCRA.WRE Bit is 1)




Figure 22.68 Example of Synchronous Clearing in Tb1 interval (Timing (6) in Figure 22.65; TWCRA.WRE Bit is 1)




Figure 22.69 Example of Synchronous Clearing in Dead Time during Down-Counting (Timing (8) in Figure 22.65; TWCRA.WRE Bit is 1)




Figure 22.70 Example of Synchronous Clearing in Tb2 interval (Timing (11) in Figure 22.65; TWCRA.WRE Bit is 1)

(o) Suppressing Synchronous Counter Clearing for MTU0 to MTU2, and MTU6 and MTU7

In MTU6 and MTU7, setting the SCC bit in TWCRB to 1 suppresses synchronous counter clearing caused by MTU0 to MTU2.

Synchronous counter clearing is suppressed only within the interval shown in Figure 22.71. When using this function, MTU6 and MTU7 should be set to complementary PWM mode.

For details of synchronous clearing caused by MTU0 to MTU2, refer to section 22.3.10 (2), Synchronous Counter Clearing for MTU6 and MTU7.




Figure 22.71 Synchronous Clearing-Suppressed Interval Specified by TWCRB.SCC Bit for MTU0 to MTU2, and MTU6 and MTU7

- Example of Procedure for Suppressing Synchronous Counter Clearing for MTU0 to MTU2, and MTU6 and MTU7
An example of the procedure for suppressing synchronous counter clearing for MTU0 to MTU2, and MTU6 and MTU7 is shown in Figure 22.72.




Figure 22.72 Example of Procedure for Suppressing Synchronous Counter Clearing for MTU0 to MTU2, and MTU6 and MTU7

- Examples of Suppression of Synchronous Counter Clearing for MTU 0 to MTU2, and MTU6 and MTU7

Figure 22.73 to Figure 22.76 show examples of operation in which MTU6 and MTU7 operate in complementary PWM mode and synchronous counter clearing for MTU 0 to MTU2, and MTU6 and MTU7 is suppressed by setting the SCC bit in TWCRB in MTU6 and MTU7 to 1. In the examples shown in Figure 22.73 to Figure 22.76, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in Figure 22.65, respectively. In these examples, the WRE bit in TWCRB in MTU6 and MTU7 is set to 1.




Figure 22.73 Example of Synchronous Clearing in Dead Time during Up-Counting (Timing (3) in Figure 22.65; TWCRB.WRE Bit is 1 and SCC Bit is 1 in MTU6 and MTU7)




Figure 22.74 Example of Synchronous Clearing in Tb1 interval (Timing (6) in Figure 22.65; TWCRB.WRE Bit is 1 and SCC Bit is 1 in MTU6 and MTU7)




Figure 22.75 Example of Synchronous Clearing in Dead Time during Down-Counting (Timing (8) in Figure 22.65; TWCRB.WRE Bit is 1 and SCC Bit is 1 in MTU6 and MTU7)




Figure 22.76 Example of Synchronous Clearing in Tb2 interval (Timing (11) in Figure 22.65; TWCRB.WRE Bit is 1 and SCC Bit is 1 in MTU6 and MTU7)

(p) Counter Clearing by MTU3.TGRA (MTU6.TGRA) Compare Match

In complementary PWM mode, MTU3.TCNT, MTU4.TCNT, and TCNTSA (MTU6.TCNT, MTU7.TCNT, and TCNTSB) can be cleared by MTU3.TGRA (MTU6.TGRA) compare match when the TWCRA.CCE (TWCRB.CCE) bit. Figure 22.77 illustrates an operation example.

Note 1. Use this function only in complementary PWM mode 1 (transfer at crest).

Note 2. Do not specify synchronous clearing by another channel (do not set 1 in the SYNC0 to SYNC4, SYNC9, or SYNC6 and SYNC7 bits in the timer synchronous register (TSYRA or TSYRB) and the CE0A to CE0D, CE1A, CE1B, CE2A, or CE2B bits in TSYCR).

Note 3. Do not set the PWM duty value to 0000h.

Note 4. Do not set the PSYE bit in timer output control register 1 (TOCR1A or TOCR1B) to 1.




Figure 22.77 Example of Counter Clearing Operation by MTU3.TGRA Compare Match

(q) Example of Waveform Output for Driving AC Synchronous Motor (Brushless DC Motor)

In complementary PWM mode, a brushless DC motor can easily be controlled using the TGCRA (TGCRB) register. Figure 22.78 to Figure 22.81 show examples of brushless DC motor driving waveforms when MTU3 and MTU4 are used.

The TGCRB register enables driving waveform output from MTU6 and MTU7. The MTIOC9A, MTIOC9B, and MTIOC9C pins are used for external signals.

To switch the output phases for a 3-phase brushless DC motor by means of external signals detected with a Hall element, etc., set the TGCRA.FB (TGCRB.FB) bit to 0. In this case, the external signals indicating the magnetic pole position should be input to timer input pins MTIOC0A, MTIOC0B, and MTIOC0C (MTIOC9A, MTIOC9B, and MTIOC9C) in MTU0 (MTU9) (make appropriate settings with the MPC and port mode registers (PMR) of the I/O ports). When an edge is detected at pin MTIOC0A, MTIOC0B, or MTIOC0C (MTIOC9A, MTIOC9B, and MTIOC9C), the output on/off state is switched automatically.

When the TGCRA.FB (TGCRB.FB) bit is 1, the output on/off state is switched when the UF, VF, or WF bit in TGCRA (TGCRB) is set to 0 or 1.

The driving waveforms are output from the 6-phase PWM output pins for complementary PWM mode.

With this 6-phase output, while the output is turned on, chopping output is available through complementary PWM mode output function by setting the N bit or P bit in TGCRA (TGCRB) to 1. When the N bit or P bit is 0, the level output is selected.

The active level of the 6-phase output (on output level) can be set with the TOCR1A.OLSN (TOCR1B.OLSN) and TOCR1A.OLSP (TOCR1B.OLSP) bits regardless of the setting of the N and P bits.




Figure 22.78 Example of Output Phase Switching by External Input (1)




Figure 22.79 Example of Output Phase Switching by External Input (2)




Figure 22.80 Example of Output Phase Switching through UF, VF, and WF Bit Settings (1)




Figure 22.81 Example of Output Phase Switching through UF, VF, and WF Bit Settings (2)

(r) A/D Conversion Start Request Setting

In complementary PWM mode, an A/D conversion start request can be issued using MTU3.TGRA (MTU6.TGRA) compare match, MTU4.TCNT (MTU7.TCNT) underflow (trough), or compare match on a channel other than MTU3 and MTU4 (MTU6 and MTU7).

When start requests using MTU3.TGRA (MTU6.TGRA) compare match are specified, A/D conversion can be started at the crest of the MTU3.TCNT (MTU6.TCNT) count.

A/D conversion start requests can be specified by setting the TIER.TTGE bit. To issue an A/D conversion start request at an MTU4.TCNT (MTU7.TCNT) underflow (trough), set the MTU4.TIER.TTGE2 (MTU7.TIER.TTGE2) bit to 1.

(s) Double Buffer Function in Complementary PWM Mode

In complementary PWM mode 3 (transfer at the crest and trough), the PWM output setting resolution can be improved from ± 2 to ± 1 by setting the TMDR2A.DRS (TMDR2B.DRS) bit to 1.

When setting buffer registers A (MTU3.TGRD, MTU4.TGRC, MTU4.TGRD, MTU6.TGRD, MTU7.TGRC, and MTU7.TGRD), set also buffer registers B (MTU3.TGRE, MTU4.TGRE, MTU4.TGRF, MTU6.TGRE, MTU7.TGRE, and MTU7.TGRF) at the same time. For details of the setting procedure, refer to section 22.3.8 (1), Example of Complementary PWM Mode Setting Procedure

Note: When a buffer register B is set to the buffer register A value, symmetric PWM waveforms are output. When a buffer register B is not set to the buffer register A value, asymmetric PWM waveforms are output.

Figure 22.82 shows an example of double buffer operation.

Each register data is transferred as follows.

- After MTU4.TGRD or MTU7.TGRD (buffer A) is written to, data is transferred from MTU4.TGRD or MTU7.TGRD (buffer A) to Temp3A or Temp6A (temporary A) and from MTU4.TGRF or MTU7.TGRF (buffer B) to Temp3B or Temp6B (temporary B).
- With timing (1) in the figure, data is transferred from Temp3A or Temp6A (temporary A) to MTU4.TGRB or MTU7.TGRB (compare).
- With timing (2) in the figure, data is transferred from Temp3B or Temp6B (temporary B) to MTU4.TGRB or MTU7.TGRB (compare).

In the crest interval (Tb1 interval), the compare register and temporary register A are valid; in the trough interval (Tb2 interval), the compare register and temporary register B are valid.




Figure 22.82 Example of Double Buffer Operation

Figure 22.83 shows an example when the buffer write value is smaller than the TDDRA (TDDRB) value, and Figure 22.84 shows an example when the write value is greater than TCDRA (TCDRB).

In the crest interval, the output is controlled according to the compare match with the compare register or temporary register A; in the trough interval, the output is controlled according to the compare match with the compare register or temporary register B.




Figure 22.83 Example of Double Buffer Operation (Buffer Write Value is Smaller than TDDRA)




Figure 22.84 Example of Double Buffer Operation (Buffer Write Value is Greater than TCDRA)

(3) Interrupt Skipping Function 1 in Complementary PWM Mode

Interrupts TGIA3 (TGIA6) (at the crest) and TCIV4 (TCIV7) (at the trough) in MTU3 and MTU4 (MTU6 and MTU7) can be skipped up to seven times by making settings in the TITCR1A (TITCR1B) register.

Transfers from a buffer register to a temporary register or a compare register can be skipped in coordination with interrupt skipping by making settings in the TBTERA (TBTERB) register. For the linkage with buffer registers, refer to description (c), Buffer Transfer Control Linked with Interrupt Skipping, below.

A/D conversion start requests generated by the A/D conversion start request delaying function can also be skipped in coordination with interrupt skipping by making settings in the MTU4.TADCR (MTU7.TADCR) register. For the linkage with the A/D conversion start request delaying function, refer to section 22.3.9, A/D Conversion Start Request Delaying Function.

The TITCR1A (TITCR1B) register should be set while interrupt skipping function 1 is selected by setting the TITM bit in the timer interrupt skipping mode register (TITMRA or TITMRB) to 0, TGIA3 (TGIA6) interrupt requests are disabled by setting the MTU3.TIER (MTU6.TIER) register, TCIV4 (TCIV7) interrupt requests are disabled by setting the MTU4.TIER (MTU7.TIER) register, and a compare match is not generated. Before changing the skipping count, be sure to set the T3AEN (T6AEN) and T4VEN (T7VEN) bits to 0 to clear the skipping counter.

(a) Example of Interrupt Skipping Function 1 Setting Procedure

Figure 22.85 shows an example of the interrupt skipping function 1 setting procedure. Figure 22.86 shows the periods during which interrupt skipping count can be changed.




Figure 22.85 Example of Interrupt Skipping Function 1 Setting Procedure




Figure 22.86 Periods during which Interrupt Skipping Count can be Changed

(b) Example of Interrupt Skipping Function 1

Figure 22.87 shows an example of TGIA3 (TGIA6) interrupt skipping in which the interrupt skipping count is set to three by the T3ACOR (T6ACOR) bits and the T3AEN (T6AEN) bit is set to 1 in the TITCR1A (TITCR1B) register.




Figure 22.87 Example of Interrupt Skipping Function 1

(c) Buffer Transfer Control Linked with Interrupt Skipping

In complementary PWM mode, whether to transfer data from a buffer register to a temporary register and whether to link the transfer with interrupt skipping can be specified with the BTE[1:0] bits in the TBTERA (TBTERB) register.

Figure 22.88 shows an example of operation when buffer transfer is disabled (BTE[1:0] = 01b). While this setting is valid, data is not transferred from the buffer register to the temporary register.

Figure 22.89 shows an example of operation when buffer transfer is linked with interrupt skipping (BTE[1:0] = 10b). While this setting is valid, data is not transferred from the buffer register outside the buffer transfer-enabled period.

Note that the buffer transfer-enabled period differs depending on whether only the T3AEN (T6AEN) bit in the TITCR1A (TITCR1B) register is set to 1, only the T4VEN (T7VEN) bit in the TITCR1A (TITCR1B) register is set to 1, or both the T3AEN and T4VEN (T6AEN and T7VEN) bits are set to 1. Figure 22.90 shows the relationship between the T3AEN (T6AEN) and T4VEN (T7VEN) bit settings in TITCR1A (TITCR1B) and buffer transfer-enabled period.

Note: This function must be used in combination with interrupt skipping function 1. When interrupt skipping is disabled (the T3AEN and T4VEN (T6AEN and T7VEN) bits in the timer interrupt skipping set register 1 (TITCR1A or TITCR1B) are set to 0 or the skipping count set bits (T3ACOR and T4VCOR (T6ACOR and T7VCOR)) in TITCR1A (TITCR1B) are set to 0), make sure that buffer transfer is not linked with interrupt skipping (set the BTE1 bit in TBTERA or TBTERB to 0). If buffer transfer is linked with interrupt skipping while interrupt skipping is disabled, buffer transfer is never performed.




Figure 22.88 Example of Operation When Buffer Transfer is Disabled (BTE[1:0] = 01b)




Figure 22.89 Example of Operation When Buffer Transfer is Linked with Interrupt Skipping (BTE[1:0] = 10b)




Figure 22.90 Relationship between Bits T3AEN and T4VEN in TITCR1A and Buffer Transfer-Enabled Period

(4) Complementary PWM Mode Output Protection Functions

The following output protection functions are provided for complementary PWM mode.

(a) Register and Counter Miswrite Prevention Function

Access from the CPU to the mode registers, control registers, compare registers, and counters can be enabled or disabled by setting the RWE bit in the TRWERA (TRWERB) register. The applicable registers are some of the registers in MTU3, MTU4, MTU6, and MTU7 shown below:

48 registers in total

MTU3.TCR, MTU4.TCR, MTU3.TCR2, MTU4.TCR2, MTU3.TMDR1, MTU4.TMDR1, MTU3.TIORH, MTU4.TIORH, MTU3.TIORL, MTU4.TIORL, MTU3.TIER, MTU4.TIER, MTU3.TCNT, MTU4.TCNT, MTU3.TGRA, MTU4.TGRA, MTU3.TGRB, MTU4.TGRB, MTU.TOERA, MTU.TOCR1A, MTU.TOCR2A, MTU.TGCRA, MTU.TCDRA, MTU.TDDRA, MTU6.TCR, MTU7.TCR, MTU6.TCR2, MTU7.TCR2, MTU6.TMDR1, MTU7.TMDR1, MTU6.TIORH, MTU7.TIORH, MTU6.TIORL, MTU7.TIORL, MTU6.TIER, MTU7.TIER, MTU6.TCNT, MTU7.TCNT, MTU6.TGRA, MTU7.TGRA, MTU6.TGRB, MTU7.TGRB, MTU.TOERB, MTU.TOCR1B, MTU.TOCR2B, MTU.TGCRB, MTU.TCDRB, and MTU.TDDRB

This function can disable CPU access to the mode registers, control registers, and counters to prevent miswriting due to CPU runaway. In the access-disabled state, the applicable registers are read as undefined and writing to these registers is ignored.

(b) Halting of PWM Output by External Signal

The PWM output pins of MTU0, MTU3, MTU4, MTU6, MTU7, and MTU9 can be set to the high-impedance state automatically.

Refer to section 23, Port Output Enable 3 (POE3B), for details.

22.3.9 A/D Conversion Start Request Delaying Function

A/D conversion start requests can be issued in MTU4 or MTU7 by making settings in the timer A/D conversion start request control register (MTU4.TADCR or MTU7.TADCR), timer A/D conversion start request cycle set registers (MTU4.TADCORA and MTU4.TADCORB, or MTU7.TADCORA and MTU7.TADCORB), and timer A/D conversion start request cycle set buffer registers (MTU4.TADCOBRA and MTU4.TADCOBRB, or MTU7.TADCOBRA and MTU7.TADCOBRB).

The A/D conversion start request delaying function compares MTU4.TCNT with MTU4.TADCORA or MTU4.TADCORB (MTU7.TCNT with MTU7.TADCORA or MTU7.TADCORB), and when their values match, the function issues a respective A/D conversion start request (TRG4AN or TRG4BN (TRG7AN or TRG7BN)).

A/D conversion start requests (TRG4AN and TRG4BN (TRG7AN and TRG7BN)) can be skipped in coordination with interrupt skipping by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in MTU4.TADCR (the ITA6AE, ITA7VE, ITB6AE, and ITB7VE bits in MTU7.TADCR).

(1) Example of Procedure for Specifying A/D Conversion Start Request Delaying Function

Figure 22.91 shows an example of procedure for specifying the A/D conversion start request delaying function.




Figure 22.91 Example of Procedure for Specifying A/D Conversion Start Request Delaying Function (MTU3 and MTU4)

(2) Basic Example of A/D Conversion Start Request Delaying Function Operation

Figure 22.92 shows a basic example of A/D conversion start request signal (TRG4AN (TRG7AN)) operation when the trough of MTU4.TCNT (MTU7.TCNT) is specified for the buffer transfer timing and an A/D conversion start request signal is output during MTU4.TCNT (MTU7.TCNT) down-counting.




Figure 22.92 Basic Example of A/D Conversion Start Request Signal (TRG4AN) Operation

(3) Period in Which A/D Conversion Start Requests are Enabled

When the MTU4.TCNT (MTU7.TCNT) counter and the MTU4.TADCORA or MTU4.TADCORB (MTU7.TADCORA or MTU7.TADCORB) register matches within the period enabled by the UT4AE and UT4BE (UT7AE and UT7BE) bits, the corresponding A/D conversion start request (TRG4AN or TRG4BN) is issued.

When the UT4AE and UT4BE (UT7AE and UT7BE) bits in the MTU4.TADCR (MTU7.TADCR) register are set to 1 in complementary PWM mode, A/D conversion start requests are enabled during the MTU4.TCNT (MTU7.TCNT) up-counting ($0 \leq \text{MTU4.TCNT (MTU7.TCNT)} \leq \text{TCDR} - 1$). When the DT4AE and DT4BE (DT7AE and DT7BE) bits in the MTU4.TADCR (MTU7.TADCR) register are set to 1, A/D conversion start requests are enabled during MTU4.TCNT (MTU7.TCNT) down-counting ($\text{TCDR} \geq \text{MTU4.TCNT (MTU7.TCNT)} \geq 1$). Refer to Figure 22.92.

(4) Buffer Transfer

The data in the timer A/D conversion start request cycle set registers (MTU4.TADCORA and MTU4.TADCORB, or MTU7.TADCORA and MTU7.TADCORB) is updated by writing data to the timer A/D conversion start request cycle set buffer registers (MTU4.TADCOBRA and MTU4.TADCOBRB, or MTU7.TADCOBRA and MTU7.TADCOBRB). Data is transferred from the buffer registers to the respective cycle set registers at the timing selected with the BF[1:0] bits in the MTU4.TADCR (MTU7.TADCR) register.

In complementary PWM mode, data is also transferred from the timer A/D conversion start request cycle set buffer registers to the timer A/D conversion start request cycle set registers when MTU4.TGRD (MTU7.TGRD) register is updated.

There are notes on the timing for transferring data when using buffer transfer in complementary PWM mode.

For details, section 22.6.28, Usage Notes on A/D Conversion Start Request Delaying Function in Complementary PWM Mode.

In modes other than complementary PWM mode, set the BF1 bit in the MTU4.TADCR (MTU7.TADCR) register to 0.




Figure 22.93 Example of A/D Conversion Start Request Signal (TRG4AN) and Buffer Transfer Operation

(5) A/D Conversion Start Request Delaying Function Linked with Interrupt Skipping Function 1

In complementary PWM mode, A/D conversion start requests (TRG4AN and TRG4BN (TRG7AN and TRG7BN)) can be issued in coordination with interrupt skipping 1 by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE (ITA6AE, ITA7VE, ITB6AE, and ITB7VE) bits in the MTU4.TADCR (MTU7.TADCR) register.

Figure 22.94 shows an example of A/D conversion start request signal (TRG4AN (TRG7AN)) operation when TRG4AN (TRG7AN) output is enabled during MTU4.TCNT (MTU7.TCNT) up-counting and down-counting and A/D conversion start requests are linked with interrupt skipping 1.

Figure 22.95 shows another example of A/D conversion start request signal (TRG4AN (TRG7AN)) operation when TRG4AN (TRG7AN) output is enabled during MTU4.TCNT (MTU7.TCNT) up-counting and A/D conversion start requests are linked with interrupt skipping 1.

In modes other than complementary PWM mode, do not use the A/D conversion start request delaying function linked with the interrupt skipping function 1.

Set the ITA3AE, ITA4VE, ITB3AE, and ITB4VE (ITA6AE, ITA7VE, ITB6AE, and ITB7VE) bits in the MTU4.TADCR (MTU7.TADCR) register to 0.

Note: This function should be used in combination with interrupt skipping 1. When interrupt skipping is disabled (the T3AEN and T4VEN (T6AEN and T7VEN) bits in the timer interrupt skipping set register (TITCR1A (TITCR1B)) are set to 0 or the skipping count set bits (T3ACOR and T4VCOR (T6ACOR and T7VCOR)) in TITCR1A (TITCR1B) are set to 0), make sure that A/D conversion start requests are not linked with interrupt skipping 1 (set the ITA3AE, ITA4VE, ITB3AE, and ITB4VE (ITA6AE, ITA7VE, ITB6AE, and ITB7VE) bits in the timer A/D conversion start request control register (MTU4.TADCR (MTU7.TADCR)) to 0). When this function is used, MTU4.TADCORA and MTU4.TADCORB (MTU7.TADCORA and MTU7.TADCORB) should be set with the value ranging 0002h to the value set in TCDRA minus 2 (value set in TCDRB minus 2).




Figure 22.94 Example of A/D Conversion Start Request Signal (TRG4AN) Operation Linked with Interrupt Skipping Function 1 (UT4AE and DT4AE = 1)




Figure 22.95 Example of A/D Conversion Start Request Signal (TRG4AN) Operation Linked with Interrupt Skipping Function 1 (UT4AE = 1, DT4AE = 0)

(6) A/D Conversion Start Request Delaying Function Linked with Interrupt Skipping Function 2

By setting the TITM bit to 1 in the TITMRA (TITMRB) register, the counter starts down-counting from the value (0 to 7) set in the TRG4COR[2:0] (TRG7COR[2:0]) bits in TITCR2A (TITCR2B) register every time an A/D conversion start trigger (TRG4AN or TRG4BN (TRG7AN or TRG7BN)) is generated. When the counter value reaches 0 and is reloaded, the TRG4AN and TRG4BN (TRG7AN and TRG7BN) interrupts become valid and an A/D conversion start request signal (TRG4ABN (TRG7ABN)) is output.

This function is valid only when the A/D conversion start request delaying function is enabled.

(a) Example of Procedure for Setting Interrupt Skipping Function 2

Figure 22.96 shows an example of procedure for setting interrupt skipping function 2.




Figure 22.96 Example of Procedure for Setting Interrupt Skipping Function 2

(b) Example of Interrupt Skipping Function 2 Operation

Figure 22.97 shows an example of interrupt skipping function 2 operation.




Figure 22.97 Example of Interrupt Skipping Function 2 Operation (Skipping Count is Set to Four)

22.3.10 Synchronous Operation of MTU0 to MTU4, MTU6, MTU7, and MTU9

(1) Synchronous Counter Start for MTU0 to MTU4, MTU6, MTU7, and MTU9

The counters in MTU0 to MTU4, MTU6, MTU7, and MTU9 can be started synchronously by making the TCSYSTR settings.

(a) Example of Procedure for Setting Synchronous Counter Start for MTU0 to MTU4, MTU6, MTU7, and MTU9

Figure 22.98 shows an example of procedure for setting synchronous counter start for MTU0 to MTU4, MTU6, MTU7, and MTU9.




Figure 22.98 Example of Procedure for Setting Synchronous Counter Start for MTU0 to MTU4, MTU6, MTU7, and MTU9

(b) Examples of Synchronous Counter Start Operation

Figure 22.99 shows an examples of synchronous counter start operation for MTU0 to MTU4, MTU6, MTU7, and MTU9.




Figure 22.99 Examples of Synchronous Counter Start Operation for MTU0 to MTU4, MTU6, MTU7, and MTU9

(2) Synchronous Counter Clearing for MTU6 and MTU7

The counters in MTU6 and MTU7 can be cleared by the TGI_{mn} interrupt generation timing (m = A to D; n = 0 to 2) through the TSYCR setting.

(a) Example of Procedure for Specifying Synchronous Counter Clearing for MTU6 and MTU7

Figure 22.100 shows an example of procedure for specifying synchronous counter clearing for MTU6 and MTU7 by interrupt generation timing.




Figure 22.100 Example of Procedure for Specifying Synchronous Counter Clearing for MTU6 and MTU7

(b) Examples of Synchronous Counter Clearing for MTU6 and MTU7

Figure 22.101 and Figure 22.102 show examples of synchronous counter clearing for MTU6 and MTU7 by interrupt generation timing.




Figure 22.101 Example of Synchronous Counter Clearing for MTU6 and MTU7 (1)




Figure 22.102 Example of Synchronous Counter Clearing for MTU6 and MTU7 (2)

22.3.11 External Pulse Width Measurement

The pulse widths of up to three external input lines can be measured in MTU5.

When the IOC[4:0] bits in MTU5.TIORU, MTU5.TIORV, MTU5.TIORW are set for pulse width measurement, the pulse width of the signal input to the MTIC5U, MTIC5V, and MTIC5W pins are measured. TCNTU, TCNTV, and TCNTW count up while the level specified by the IOC[4:0] bits is input.

Figure 22.103 shows an example of setting external pulse width measurement, and Figure 22.104 an example of external pulse width measurement.




Figure 22.103 Example of External Pulse Width Measurement Setting Procedure




Figure 22.104 Example of External Pulse Width Measurement (Measuring High Pulse Width)

22.3.12 Dead Time Compensation

A dead time delay (a propagation delay of the inverter output from the complementary PWM output) can be compensated by combining MTU5 with MTU6 and MTU7. Figure 22.105 shows an example of the motor control circuit compensating a dead time delay by combining MTU5 with MTU6 and MTU7. A dead time for the PWM output waveform during complementary PWM operation using MTU6 and MTU7 can be compensated by adjusting a duty ratio set in a compare register for the PWM output after measuring a delay of the inverter output from the complementary PWM output by an external pulse measurement function for MTU5 (Figure 22.106). Figure 22.107 shows the procedure for setting dead time compensation using MTU5 to MTU7. For details on MTU5 operation at this time, refer to section 22.3.13, TCNTU, TCNTV, and TCNTW Capture at Crest and/or Trough in Complementary PWM Mode.




Figure 22.105 Motor Control Circuit Example




Figure 22.106 Delay in Dead Time in Complementary PWM Operation

(1) Example of Dead Time Compensation Setting Procedure

Figure 22.107 shows an example of dead time compensation setting procedure by using three counters in MTU5.




Figure 22.107 Example of Dead Time Compensation Setting Procedure

22.3.13 TCNTU, TCNTV, and TCNTW Capture at Crest and/or Trough in Complementary PWM Mode

The MTU5 external pulse width measurement function allows to transfer the value in TCNTU, TCNTV, and TCNTW to TGRU, TGRV, and TGRW at the crest, or trough, or crest and trough when MTU6 and MTU7 operate in complementary PWM mode. The transfer timing is set in TIORU, TIORV, and TIORW. When the CMPCLR5U, CMPCLR5V, and CMPCLR5W bits in the TCNTCMPCLR register are set to 1, TCNTU, TCNTV, and TCNTW become 0000h at the transfer timing for TGRU, TGRV, and TGRW.

When MTU3 and MTU4 operate in complementary PWM mode, MTU5 cannot operate a capture operation of TCNTU, TCNTV, and TCNTW at the crest, or trough, or crest and trough in complementary PWM mode.

Figure 22.108 shows an operation example in which TCNTU is used as a free-running counter without being cleared, and the value is captured in TGRU at the crest and trough in complementary PWM mode.




Figure 22.108 TCNTU Capture at Crest and Trough in Complementary PWM Operation

22.3.14 Noise Filter Function

The input capture input pins and external pulse input pins have a noise filter function.

Set the NFCRn register (n = 0 to 7, 9, C) to enable or disable the noise filter function and set the sampling clock. The noise filter for each pin can be enabled or disabled individually, and the sampling clock can be set for each channel.

Figure 22.109 shows the timing of noise filtering.




Figure 22.109 Timing of Noise Filtering

22.3.15 A/D Conversion Start Request Frame Synchronization Signal

This function can be used to monitor the generation timing of the A/D conversion start request signal using an external pin.

When the A/D conversion start request signal to be monitored is selected by the TADSTRGRn register (n = 0, 1) and the AD SMn pin output is enabled by TADSTRGRn.TADSMENn, a pulse signal is output from the AD SMn pin that is at the high level when the A/D conversion start request signal is generated, and at the low level in the timer cycle used to generate the A/D conversion start request signal.

Figure 22.110 shows an example of outputting the A/D conversion start request frame synchronization signal.




Figure 22.110 Example of Outputting A/D Conversion Start Request Frame Synchronization Signal

22.4 Interrupt Sources

22.4.1 Interrupt Sources and Priorities

There are three kinds of interrupt source; TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own enable/disable bit, allowing the generation of interrupt request signals to be enabled or disabled individually.

When an interrupt source is generated, if the corresponding enable/disable bit in TIER is set to 1, an interrupt is requested.

Relative channel priorities can be changed by the interrupt controller; however the priority within a channel is fixed. For details, refer to section 14, Interrupt Controller (ICUC). Table 22.78 lists the MTU interrupt sources.

Table 22.78 MTU Interrupt Sources

Channel	Name	Interrupt Source	DMAC/DTC Activation
MTU0	TGIA0	MTU0.TGRA input capture/compare match	Possible
	TGIB0	MTU0.TGRB input capture/compare match	Possible
	TGIC0	MTU0.TGRC input capture/compare match	Possible
	TGID0	MTU0.TGRD input capture/compare match	Possible
	TCIV0	MTU0.TCNT overflow	Not possible
	TGIE0	MTU0.TGRE compare match	Not possible
	TGIF0	MTU0.TGRF compare match	Not possible
MTU1	TGIA1	MTU1.TGRA input capture/compare match	Possible
	TGIB1	MTU1.TGRB input capture/compare match	Possible
	TCIV1	MTU1.TCNT overflow	Not possible
	TCIU1	MTU1.TCNT underflow	Not possible
MTU2	TGIA2	MTU2.TGRA input capture/compare match	Possible
	TGIB2	MTU2.TGRB input capture/compare match	Possible
	TCIV2	MTU2.TCNT overflow	Not possible
	TCIU2	MTU2.TCNT underflow	Not possible
MTU3	TGIA3	MTU3.TGRA input capture/compare match	Possible
	TGIB3	MTU3.TGRB input capture/compare match	Possible
	TGIC3	MTU3.TGRC input capture/compare match	Possible
	TGID3	MTU3.TGRD input capture/compare match	Possible
	TCIV3	MTU3.TCNT overflow	Not possible
MTU4	TGIA4	MTU4.TGRA input capture/compare match	Possible
	TGIB4	MTU4.TGRB input capture/compare match	Possible
	TGIC4	MTU4.TGRC input capture/compare match	Possible
	TGID4	MTU4.TGRD input capture/compare match	Possible
	TCIV4	MTU4.TCNT overflow/underflow*1	Possible
MTU5	TGIU5	MTU5.TGRU input capture/compare match	Possible
	TGIV5	MTU5.TGRV input capture/compare match	Possible
	TGIW5	MTU5.TGRW input capture/compare match	Possible
MTU6	TGIA6	MTU6.TGRA input capture/compare match	Possible
	TGIB6	MTU6.TGRB input capture/compare match	Possible
	TGIC6	MTU6.TGRC input capture/compare match	Possible
	TGID6	MTU6.TGRD input capture/compare match	Possible
	TCIV6	MTU6.TCNT overflow	Not possible
MTU7	TGIA7	MTU7.TGRA input capture/compare match	Possible
	TGIB7	MTU7.TGRB input capture/compare match	Possible
	TGIC7	MTU7.TGRC input capture/compare match	Possible
	TGID7	MTU7.TGRD input capture/compare match	Possible
	TCIV7	MTU7.TCNT overflow/underflow*1	Possible
MTU9	TGIA9	MTU9.TGRA input capture/compare match	Possible
	TGIB9	MTU9.TGRB input capture/compare match	Possible
	TGIC9	MTU9.TGRC input capture/compare match	Possible
	TGID9	MTU9.TGRD input capture/compare match	Possible
	TCIV9	MTU9.TCNT overflow	Not possible
	TGIF9	MTU9.TGRF compare match	Not possible

Note: This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller.

Note 1. Underflow is available only in complementary PWM mode.

(1) Input Capture/Compare Match Interrupt

If the TIER.TGIE bit is set to 1 when a TGR input capture/compare match occurs on a channel, an interrupt is requested. The MTU has 35 input capture/compare match interrupts (six for MTU0 and MTU9, four each for MTU3, MTU4, MTU6, and MTU7, two each for MTU1 and MTU2, and three for MTU5).

(2) Overflow Interrupt

If the TIER.TCIEV bit is set to 1 when a TCNT overflow occurs on a channel, an interrupt is requested. The MTU has eight overflow interrupts (one for each channel except MTU5).

Note that an overflow interrupt is generated also when an underflow of the MTU4.TCNT and MTU7.TCNT occurs while operating in complementary PWM mode.

(3) Underflow Interrupt

If the TIER.TCIEU bit is set to 1 when a TCNT underflow occurs on a channel, an interrupt is requested. The MTU has two underflow interrupts (one each for MTU1, and MTU2).

22.4.2 DTC/DMAC Trigger Sources

(1) DTC Trigger Sources

The DTC can be triggered by the TGR input capture/compare match interrupt in each channel or the overflow interrupt in MTU4 and MTU7. For details, refer to section 18, Data Transfer Controller (DTCa).

The MTU provides a total of 33 input capture/compare match interrupts and overflow interrupts that can be used as DTC trigger sources: four each for MTU0, MTU3, MTU6, and MTU9, two each for MTU1 and MTU2, five each for MTU4 and MTU7, and three for MTU5.

(2) DMAC Trigger Sources

The DMAC can be triggered by the TGR input capture/compare match interrupt in each channel and the overflow interrupt in MTU4 and MTU7. For details, refer to section 17, DMA Controller (DMACa).

The MTU provides a total of 33 input capture/compare match interrupts and overflow interrupts that can be used as DMAC trigger sources: four each for MTU0, MTU3, MTU6, and MTU9, two each for MTU1 and MTU2, five each for MTU4 and MTU7, and three for MTU5.

If a DMA transfer is initiated by the MTU, the trigger signal is cleared when the DMAC requests ownership of the internal bus. Accordingly, the state of the internal bus may lead to a wait for the start of DMA transfer.

22.4.3 A/D Converter Trigger Sources

The A/D converter can be triggered by one of the following three methods in the MTU. Table 22.79 shows the relationship between interrupt sources and A/D conversion start request signals.

(1) A/D Conversion Start by TGRA Input Capture/Compare Match or at Trough of MTU4.TCNT (MTU7.TCNT) in Complementary PWM Mode

The A/D converter can be triggered by the occurrence of a TGRA input capture/compare match in each channel. In addition, if complementary PWM operation is performed while the TTGE2 bit in MTU4.TIER (MTU7.TIER) is set to 1, the A/D converter can be triggered at the trough of MTU4.TCNT (MTU7.TCNT) count (MTU4.TCNT (MTU7.TCNT) = 0000h).

A/D conversion start request TRGAnN is issued to the A/D converter under either of the following conditions (n = 0 to 4, 6, 7, 9).

- When a TGRA input capture/compare match occurs on a channel while the TIER.TTGE bit is set to 1
- When the MTU4.TCNT (MTU7.TCNT) count reaches the trough (MTU4.TCNT (MTU7.TCNT) = 0000h) during complementary PWM operation while the TTGE2 bit in MTU4.TIER (MTU7.TIER) is set to 1

When either condition is satisfied, if A/D conversion start request signal TRGAnN from the MTU is selected as the trigger in the A/D converter, A/D conversion will start.

(2) A/D Conversion Start by Compare Match between MTU0.TCNT and MTU0.TGRE, or MTU9.TCNT and MTU9.TGRE

A/D conversion start request TRG0N and TRG9N is issued to the A/D converter when a compare match occurs between MTU0.TCNT and MTU0.TGRE, MTU9.TCNT and MTU9.TGRE.

When a compare match occurs between MTU0.TCNT and MTU0.TGRE, MTU9.TCNT and MTU9.TGRE while the TTGE2 bit in MTU0.TIER2, MTU9.TIER2 are set to 1, A/D conversion start request TRG0N, TRG0AEN, TRG9N, TRG9AEN, or TRG09N is issued to the A/D converter. If A/D conversion start request signal TRG0N, TRG0AEN, TRG9N, TRG9AEN, or TRG09N from the MTU is selected as the trigger in the A/D converter, A/D conversion will start.

(3) A/D Conversion Start by A/D Conversion Start Request Delaying Function

The A/D converter can be triggered by generating A/D conversion start request signal TRG4AN or TRG4BN (TRG7AN or TRG7BN) when the MTU4.TCNT (MTU7.TCNT) count matches the MTU4.TADCORA or MTU4.TADCORB (MTU7.TADCORA or MTU7.TADCORB) value if the UT4AE, DT4AE, UT4BE, or DT4BE (UT7AE, DT7AE, UT7BE, or DT7BE) bit in the A/D conversion start request control register (MTU4.TADCR (MTU7.TADCR)) is set to 1. For details, refer to section 22.3.9, A/D Conversion Start Request Delaying Function.

A/D conversion will start when TRG4AN (TRG7AN) is generated if A/D conversion start request signal TRG4AN (TRG7AN) from the MTU is selected as the trigger in the A/D converter, when TRG4BN (TRG7BN) is generated if TRG4BN (TRG7BN) from the MTU is selected as the trigger in the A/D converter, or when TRG4ABN (TRG7ABN) is generated if TRG4ABN (TRG7ABN) from the MTU is selected as the trigger in the A/D converter.

Table 22.79 Interrupt Sources and A/D Conversion Start Request Signals

Target Registers	Interrupt Source	A/D Conversion Start Request Signal
MTU0.TGRA and MTU0.TCNT	Input capture/compare match	TRGA0N
MTU9.TGRA and MTU9.TCNT		TRGA9N
MTU9.TGRA and MTU9.TCNT, MTU9.TGRE and MTU9.TCNT*1		TRG9AEN
MTU0.TGRA and MTU0.TCNT, MTU0.TGRE and MTU0.TCNT*1		TRG0AEN
MTU0.TGRA and MTU0.TCNT, MTU9.TGRA and MTU9.TCNT		TRGA09N
MTU1.TGRA and MTU1.TCNT		TRGA1N
MTU2.TGRA and MTU2.TCNT		TRGA2N
MTU3.TGRA and MTU3.TCNT		TRGA3N
MTU4.TGRA and MTU4.TCNT*2		TRGA4N
MTU4.TCNT	MTU4.TCNT trough in complementary PWM mode	
MTU6.TGRA and MTU6.TCNT	Input capture/compare match	TRGA6N
MTU7.TGRA and MTU7.TCNT*2		TRGA7N
MTU7.TCNT	MTU7.TCNT trough in complementary PWM mode	
MTU0.TGRE and MTU0.TCNT	Compare match	TRG0N
MTU9.TGRE and MTU9.TCNT		TRG9N
MTU0.TGRE and MTU0.TCNT*1, MTU9.TGRE and MTU9.TCNT*1		TRG09N
MTU4.TADCORA and MTU4.TCNT		TRG4AN
MTU4.TADCORB and MTU4.TCNT		TRG4BN
MTU7.TADCORA and MTU7.TCNT		TRG7AN
MTU7.TADCORB and MTU7.TCNT		TRG7BN
MTU4.TADCORA and MTU4.TCNT, MTU4.TADCORB and MTU4.TCNT	Compare match (interrupt skipping function 2)	TRG4ABN
MTU7.TADCORA and MTU7.TCNT, MTU7.TADCORB and MTU7.TCNT		TRG7ABN

Note 1. Since the compare match source of TGRE is used as the A/D trigger start source, set the MTU0.TIER2.TTGE2 and MTU9.TIER2.TTGE2 to 1.

Note 2. Since PWM waveforms are generated in complementary PWM mode, MTU4.TGRA (MTU7.TGRA) compare match not only with MTU4.TCNT (MTU7.TCNT) but also with MTU3.TCNT (MTU6.TCNT) and TCNTSA (TCNTSB) is detected. Accordingly, when compare match with MTU3.TCNT (MTU6.TCNT) and TCNTSA (TCNTSB) occurs, TRGA4N (TRGA7N) is also generated. When MTU3 and MTU 4 (MTU 6 and MTU7) are made to operate in complementary PWM mode for generating an A/D conversion start request, use the A/D conversion start request by compare match between MTU4.TCNT (MTU7.TCNT) and MTU4.TADCORA/TADCORB (MTU7.TADCORA/TADCORB).

22.5 Operation Timing

22.5.1 Input/Output Timing

(1) TCNT Count Timing

Figure 22.111 and Figure 22.112 show the TCNT count timing in internal clock operation, Figure 22.113 shows the TCNT count timing in external clock operation (normal mode), and Figure 22.114 shows the TCNT count timing in external clock operation (phase counting mode).




Figure 22.111 Count Timing in Internal Clock Operation (MTU0 to MTU4, MTU6, MTU7, and MTU9)




Figure 22.112 Count Timing in Internal Clock Operation (MTU5)




Figure 22.113 Count Timing in External Clock Operation (MTU0 to MTU4, MTU6, MTU7, and MTU9)




Figure 22.114 Count Timing in External Clock Operation (Phase Counting Mode)

(2) Output Compare Output Timing

A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the value set in TIOR is output from MTIOCNm pin ($n = 0$ to $4, 6, 7, 9$; $m = A$ to D). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT count clock is generated.

Figure 22.115 shows the output compare output timing (normal mode or PWM mode) and Figure 22.116 shows the output compare output timing (complementary PWM mode or reset-synchronized PWM mode).




Figure 22.115 Output Compare Output Timing (Normal Mode or PWM Mode) ($n = 0$ to $4, 6, 7, 9$; $m = A$ to D)




Figure 22.116 Output Compare Output Timing (Complementary PWM Mode or Reset-Synchronized PWM Mode) ($n = 0$ to $4, 6, 7, 9$; $m = A$ to D)

(3) Input Capture Signal Timing

Figure 22.117 shows the input capture signal timing.




Figure 22.117 Input Capture Input Signal Timing

(4) Timing for Counter Clearing by Compare Match/Input Capture

Figure 22.118 and Figure 22.119 show the timing when counter clearing on compare match is specified, and Figure 22.120 shows the timing when counter clearing on input capture is specified.




Figure 22.118 Counter Clear Timing (Compare Match) (MTU0 to MTU4, MTU6, MTU7, and MTU9)




Figure 22.119 Counter Clear Timing (Compare Match) (MTU5)




Figure 22.120 Counter Clear Timing (Input Capture) (MTU0 to MTU7, and MTU9)

(5) Buffer Operation Timing

Figure 22.121 to Figure 22.123 show the timing in buffer operation.




Figure 22.121 Buffer Operation Timing (Compare Match)




Figure 22.122 Buffer Operation Timing (Input Capture)




Figure 22.123 Buffer Operation Timing (When TCNT Cleared)

(6) Buffer Transfer Timing (Complementary PWM Mode)

Figure 22.124 to Figure 22.126 show the buffer transfer timing in complementary PWM mode.




Figure 22.124 Transfer Timing from Buffer Register to Temporary Register (TCNTSA Stopped)




Figure 22.125 Transfer Timing from Buffer Register to Temporary Register (TCNTSA Operating)




Figure 22.126 Transfer Timing from Temporary Register to Compare Register

22.5.2 Interrupt Signal Timing

(1) TGI Interrupt Timing by Compare Match

Figure 22.127 and Figure 22.128 show the TGI interrupt request signal timing when a compare match occurs.




Figure 22.127 TGI Interrupt Timing (Compare Match) (MTU0 to MTU4, MTU6, MTU7, and MTU9)




Figure 22.128 TGI Interrupt Timing (Compare Match) (MTU5)

(2) TGI Interrupt Timing by Input Capture

Figure 22.129 and Figure 22.130 show the TGI interrupt request signal timing when an input capture occurs.




Figure 22.129 TGI Interrupt Timing (Input Capture) (MTU0 to MTU4, MTU6, MTU7, and MTU9)




Figure 22.130 TGI Interrupt Timing (Input Capture) (MTU5)

(3) TCIV and TCIU Interrupt Timing

Figure 22.131 shows the TCIV interrupt request signal timing when an overflow is generated.

Figure 22.132 shows the TCIU interrupt request signal timing when an underflow is generated.




Figure 22.131 TCIV Interrupt Timing




Figure 22.132 TCIU Interrupt Timing

22.6 Usage Notes

22.6.1 Module Stop Function Setting

MTU operation can be disabled or enabled using the module stop control register. MTU operation is stopped with the initial setting. Register access is enabled by releasing the module clock stop state. For details, refer to section 11, Low Power Consumption.

22.6.2 Count Clock Restrictions

The count clock source pulse width must be at least 1.5 PCLKC cycles for single-edge detection, and at least 2.5 PCLKC cycles for both-edge detection. The MTU will not operate properly at narrower pulse widths.

In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 PCLKC cycles, and the pulse width must be at least 2.5 PCLKC cycles. Figure 22.133 shows the input clock conditions in phase counting mode.




Figure 22.133 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

22.6.3 Note on Period Setting

When counter clearing on compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which TCNT updates the matched count value). Consequently, the actual counter frequency is given by the following formula:

- MTU0 to MTU4, MTU6, MTU7, and MTU9

$$f = \frac{\text{CNTCLK}}{N + 1}$$

- MTU5

$$f = \frac{\text{CNTCLK}}{N}$$

f: Counter frequency

CNTCLK: The count clock frequency set by TCR.TPSC[2:0] and TCR2.TPSC2[2:0]

N: TGR setting

22.6.4 Contention between TCNT Write and Clear Operations

If the counter clear signal is generated in the TCNT write cycle, TCNT clearing takes precedence and TCNT write operation is not performed.

Figure 22.134 shows the timing in this case.




Figure 22.134 Contention between TCNT Write and Clear Operations

22.6.5 Contention between TCNT Write and Increment Operations

If incrementing occurs in a TCNT write cycle, TCNT write operation takes precedence and TCNT is not incremented.

Figure 22.135 shows the timing in this case.




Figure 22.135 Contention between TCNT Write and Increment Operations

22.6.6 Contention between TGR Write Operation and Compare Match

If a compare match occurs in a TGR write cycle, TGR write operation is executed and the compare match signal is also generated.

Figure 22.136 shows the timing in this case.




Figure 22.136 Contention between TGR Write Operation and Compare Match

22.6.7 Contention between Buffer Register Write Operation and Compare Match

If a compare match occurs in the T2 state in a TGR write cycle, the data before write operation is transferred to TGR by the buffer operation.

Figure 22.137 shows the timing in this case.




Figure 22.137 Contention between Buffer Register Write Operation and Compare Match

22.6.8 Contention between Buffer Register Write and TCNT Clear Operations

When the buffer transfer timing is set at the TCNT clear timing by the timer buffer transfer mode register (TBTM), if TCNT clearing occurs in the TGR write cycle, the data before write operation is transferred to TGR by the buffer operation.

Figure 22.138 shows the timing in this case.




Figure 22.138 Contention between Buffer Register Write and TCNT Clear Operations

22.6.9 Contention between TGR Read Operation and Input Capture

If an input capture signal is generated in a TGR read cycle, the data before input capture transfer is read.

Figure 22.139 shows the timing in this case.




Figure 22.139 Contention between TGR Read Operation and Input Capture (MTU0 to MTU7, and MTU9)

22.6.10 Contention between TGR Write Operation and Input Capture

If an input capture signal is generated in the TGR write cycle, the input capture operation takes precedence and the TGR write operation is not performed in MTU0 to MTU4, MTU6, MTU7, and MTU9. In MTU5, the TGR write operation is performed and the input capture signal is generated.

Figure 22.140 and Figure 22.141 show the timing in this case.




Figure 22.140 Contention between TGR Write Operation and Input Capture (MTU0 to MTU4, MTU6, MTU7, and MTU9)




Figure 22.141 Contention between TGR Write Operation and Input Capture (MTU5)

22.6.11 Contention between Buffer Register Write Operation and Input Capture

If an input capture signal is generated in the buffer register write cycle, the buffer operation takes precedence and the buffer register write operation is not performed.

Figure 22.142 shows the timing in this case.




Figure 22.142 Contention between Buffer Register Write Operation and Input Capture

22.6.12 Contention between MTU2.TCNT Write Operation and Overflow/Underflow in Cascaded Operation

With timer counters MTU1.TCNT and MTU2.TCNT in a cascade, when a contention occurs between MTU1.TCNT counting (an MTU2.TCNT overflow/underflow) and the MTU2.TCNT write operation, the MTU2.TCNT write operation is performed and the MTU1.TCNT count signal is disabled. In this case, if MTU1.TGRA works as a compare match register and there is a match between the MTU1.TGRA and MTU1.TCNT values, a compare match signal is issued.

Furthermore, when the MTU1.TCNT (MTU2.TCNT) count clock is selected as the input capture source of MTU0 (MTU9), MTU0.TGRA to MTU0.TGRD (MTU9.TGRA to MTU9.TGRD) work in input capture mode. In addition, when the MTU0.TGRC compare match/input capture is selected as the input capture source of MTU1.TGRB, MTU1.TGRB works in input capture mode.

Figure 22.143 shows the timing in this case.

When setting the TCNT clearing function in cascaded operation, be sure to synchronize MTU1 and MTU2.




Figure 22.143 Contention between MTU2.TCNT Write Operation and Overflow/Underflow in Cascaded Operation

22.6.13 Counter Value When Count Operation is Stopped in Complementary PWM Mode

When counting operation in MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) is stopped in complementary PWM mode, the MTU3.TCNT (MTU6.TCNT) value is set to the timer dead time register (TDDRA (TDDRb)) value and MTU4.TCNT (MTU7.TCNT) is set to 0000h.

When operation is restarted in complementary PWM mode, counting begins automatically from the initial setting state. Figure 22.144 shows this operation.

When counting begins in another operating mode, be sure to make initial settings in MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT).




Figure 22.144 Counter Value When Stopped in Complementary PWM Mode

22.6.14 Buffer Operation Setting in Complementary PWM Mode

When modifying the PWM period set register (MTU3.TGRA or MTU6.TGRA), timer period data register (TCDRA or TCDRB), and duty set registers (MTU3.TGRB, MTU4.TGRA, and MTU4.TGRB (MTU6.TGRB, MTU7.TGRA, and MTU7.TGRB)) in complementary PWM mode, be sure to use buffer operation. In addition, set the BFA and BFB bits in MTU4.TMDR1 (MTU7.TMDR1) to 0. The MTIOC4C (MTIOC7C) pin cannot output waveforms if the BFA bit in MTU4.TMDR1 (MTU7.TMDR1) is set to 1. Likewise, the MTIOC4D (MTIOC7D) pin cannot output waveforms if the BFB bit in MTU4.TMDR1 (MTU7.TMDR1) is set to 1.

In complementary PWM mode, buffer operation in MTU3 and MTU4 (or MTU6 and MTU7) depends on the settings in bits BFA and BFB of MTU3.TMDR1 (MTU6.TMDR1). When the BFA bit in MTU3.TMDR1 (MTU6.TMDR1) is set to 1, MTU3.TGRC (MTU6.TGRC) functions as a buffer register for MTU3.TGRA (MTU6.TGRA). At the same time, MTU4.TGRC (MTU7.TGRC) functions as a buffer register for MTU4.TGRA (MTU7.TGRA), and TCBRA (TCBRB) functions as a buffer register for TCDRA (TCDRB).

22.6.15 Buffer Operation and Compare Match in Reset-Synchronized PWM Mode

When setting buffer operation in reset-synchronized PWM mode, set the BFA and BFB bits in MTU4.TMDR1 (MTU7.TMDR1) to 0. The MTIOC4C (MTIOC7C) pin cannot output waveforms if the BFA bit in MTU4.TMDR1 (MTU7.TMDR1) is set to 1. Likewise, the MTIOC4D (MTIOC7D) pin cannot output waveforms if the BFB bit in MTU4.TMDR1 (MTU7.TMDR1) is set to 1.

In reset-synchronized PWM mode, buffer operation in MTU3 and MTU4 (or MTU 6 and MTU7) depends on the settings in the BFA and BFB bits of MTU3.TMDR1 (MTU6.TMDR1). For example, if the BFA bit in MTU3.TMDR1 (MTU6.TMDR1) is set to 1, MTU3.TGRC (MTU6.TGRC) functions as a buffer register for MTU3.TGRA (MTU6.TGRA). At the same time, MTU4.TGRC (MTU7.TGRC) functions as a buffer register for MTU4.TGRA (MTU7.TGRA).

While the MTU3.TGRC (MTU6.TGRC) and MTU3.TGRD (MTU6.TGRD) are operating as buffer registers, a TGImm interrupt (m = C, D; n = 3, 4 or 6, 7) is not generated.

Figure 22.145 shows an example of MTU3.TGR (MTU6.TGR), MTU4.TGR (MTU7.TGR), MTIOC3 (MTIOC6), and MTIOC4 (MTIOC7) operation with the BFA and BFB bits in MTU3.TMDR1 (MTU6.TMDR1) set to 1 and the BFA and BFB bits in MTU4.TMDR1 (MTU7.TMDR1) set to 0.




Figure 22.145 Buffer Operation and Compare Match in Reset-Synchronized PWM Mode

22.6.16 Overflow in Reset-Synchronized PWM Mode

After reset-synchronized PWM mode is selected, MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) start counting when the CST3 (CST6) bit of TSTRA (TSTRB) is set to 1. In this state, the MTU4.TCNT (MTU7.TCNT) count clock source and count edge are determined by the MTU3.TCR (MTU6.TCR) setting.

In reset-synchronized PWM mode, with period register MTU3.TGRA (MTU6.TGRA) set to FFFFh and the MTU3.TGRA (MTU6.TGRA) compare match selected as the counter clearing source, MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) count up to FFFFh, then a compare match occurs with MTU3.TGRA (MTU6.TGRA), and MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) are both cleared. In this case, a TCIVn interrupt (n = 3, 4 or 6, 7) is not generated.

Figure 22.146 shows an example of operation in reset-synchronized PWM mode with period register MTU3.TGRA (MTU6.TGRA) set to FFFFh and the MTU3.TGRA (MTU6.TGRA) compare match specified for the counter clearing source.




Figure 22.146 Overflow in Reset-Synchronized PWM Mode

22.6.17 Contention between Overflow/Underflow and Counter Clearing

If an overflow/underflow and counter clearing occur simultaneously, a TCIV_n interrupt (n = 0 to 4, 6, 7, 9) nor a TCIU_n interrupt (n = 1, 2) is not generated and TCNT clearing takes precedence.

Figure 22.147 shows the operation timing when a TGR compare match is specified as the clearing source and TGR is set to FFFFh.




Figure 22.147 Contention between Overflow and Counter Clearing

22.6.18 Contention between TCNT Write Operation and Overflow/Underflow

If TCNT counts up or down in a TCNT write cycle and an overflow or an underflow occurs, the TCNT write operation takes precedence. A TCIV_n interrupt (n = 0 to 4, 6, 7, 9) nor a TCIU_n interrupt (n = 1, 2) is not generated.

Figure 22.148 shows the operation timing when there is contention between TCNT write operation and overflow.




Figure 22.148 Contention between TCNT Write Operation and Overflow

22.6.19 Note on Transition from Normal Mode or PWM Mode 1 to Reset-Synchronized PWM Mode

When making a transition from normal mode or PWM mode 1 to reset-synchronized PWM mode in MTU3 and MTU4 (or MTU6 and MTU7), if the counter is stopped while the output pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D, MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, and MTIOC7D) are held at a high level and then operation is started after a transition to reset-synchronized PWM mode, the initial pin output will not be correct.

When making a transition from normal mode to reset-synchronized PWM mode, write 11h to MTU3.TIORH, MTU3.TIORL, MTU4.TIORH, and MTU4.TIORL (MTU6.TIORH, MTU6.TIORL, MTU7.TIORH, and MTU7.TIORL) to initialize the output pin state to a low level, then set the registers to the initial value (00h) before making the mode transition.

When making a transition from PWM mode 1 to reset-synchronized PWM mode, switch to normal mode, initialize the output pin state to a low level, and then set the registers to the initial value (00h) before making the transition to reset-synchronized PWM mode.

22.6.20 Output Level in Complementary PWM Mode and Reset-Synchronized PWM Mode

When MTU3 and MTU4 (or MTU6 and MTU7) are in complementary PWM mode or reset-synchronized PWM mode, the PWM waveform output level is determined by the OLSP and OLSN bits in the timer output control register (TOCR1A or TOCR1B). In complementary PWM mode or reset-synchronized PWM mode, TIOR should be set to 00h. The output level in negative phase when the TDERA.TDER (TDERB.TDER) bit is set to 0 in complementary PWM mode (the dead time is not generated) does not depend on the setting of the TOCR1A.OLSN (TOCR1B.OLSN) bit. It is equivalent to the inverted level of positive phase output based on the setting of the TOCR1A.OLSP (TOCR1B.OLSP) bit.

22.6.21 Simultaneous Input Capture in MTU1.TCNT and MTU2.TCNT in Cascade Connection

When timer counters 1 and 2 (MTU1.TCNT and MTU2.TCNT) operate as a 32-bit counter in cascade connection, the cascaded counter value cannot be captured successfully in some cases even if input-capture input is simultaneously done to MTIOC1A and MTIOC2A or to MTIOC1B and MTIOC2B. This is because the input timing of MTIOC1A and MTIOC2A or to MTIOC1B and MTIOC2B may not be the same when external input-capture signals input into MTU1.TCNT and MTU2.TCNT are taken in synchronization with the internal clock.

For example, MTU1.TCNT (the counter for upper 16 bits) does not capture the count-up value by an overflow from MTU2.TCNT (the counter for lower 16 bits) but captures the count value before the up-counting. In this case, the values of MTU1.TCNT = FFF1h and MTU2.TCNT = 0000h should be transferred to MTU1.TGRA and MTU2.TGRA or to MTU1.TGRB and MTU2.TGRB, but the values of MTU1.TCNT = FFF0h and MTU2.TCNT = 0000h are erroneously transferred.

The MTU has a function that allows simultaneous capture of MTU1.TCNT and MTU2.TCNT with a single input capture input. This function can be used to read the 32-bit counter such that MTU1.TCNT and MTU2.TCNT are captured at the same time. For details, refer to section 22.2.11, Timer Input Capture Control Register (TICCR).

22.6.22 Interrupt Skipping Function 2

When interrupt skipping function 2 is in use and the difference between the values in MTU4.TADCORA and MTU4.TADCORB is small, correct counting of the number skipped may not be possible, in which case requests for A/D conversion will not be generated with the expected timing. The conditions listed below thus apply to these settings. For MTU6 and MTU7, the same conditions apply to the settings of MTU7.TADCORA and MTU7.TADCORB.

- (1) When the number skipped is zero for skipping function 2
 - The difference between the values in MTU4.TADCORA and MTU4.TADCORB must be at least four.
 - The interval of comparison for MTU4.TADCORA must be at least four cycles of PCLKC (the updated value of MTU4.TADCORA is set to the previous value plus or minus at least four).
 - The interval of comparison for MTU4.TADCORB must be at least four cycles of PCLKC (the updated value of MTU4.TADCORB is set to the previous value plus or minus at least four).
- (2) When the number skipped is one or more for skipping function 2
 - The difference between the values in MTU4.TADCORA and MTU4.TADCORB must be at least two.
 - The interval of comparison for MTU4.TADCORB must be at least two cycles of PCLKC (the updated value of MTU4.TADCORB is set to the previous value plus or minus at least two).

22.6.23 Notes When Complementary PWM Mode Output Protection Function is Not Used

The complementary PWM mode output protection function is initially enabled. For details, refer to section 23, Port Output Enable 3 (POE3B).

22.6.24 Notes Regarding Timer Counter (MTU5.TCNT) and Timer General Register (MTU5.TGR)

Do not set an MTU5.TGR_m (m = U, V, W) bit to the value of the corresponding MTU5.TCNT_m (m = U, V, W) plus one while counting by the MTU5.TCNT_m (m = U, V, W) register is stopped. If an MTU5.TGR_m (m = U, V, W) bit is set to the value of the corresponding MTU5.TCNT_m (m = U, V, W) plus one while counting by the MTU5.TCNT_m (m = U, V, W) is stopped, a compare-match will be generated even though counting is stopped.

In this case, if the compare match enable bit (MTU5.TIER.TGIE5_m (m = U, V, W) bit is set to 1 (enabling interrupts), a compare-match interrupt will also be generated. If the value of the timer compare match clear register is 1 (enabled), the timer is automatically cleared to 0000h when the compare-match is generated, regardless of whether interrupts from the MTU5.TCNT_m (m = U, V, W) are enabled or disabled.

22.6.25 Notes to Prevent Malfunctions in Synchronous Clearing for Complementary PWM Mode

If control of the output waveform is enabled (TWCRA.WRE bit = 1 or TWCRB.WRE bit = 1) at the time of synchronous counter clearing in complementary PWM mode, satisfaction of either condition 1 or 2 below has the following effects.

- Dead time on the PWM output pins is shortened (or disappears).
- The active level is output on the negative phase PWM output pins beyond the period for active-level output.

Condition 1: In portion (10) of the initial output inhibition period in Figure 22.149, synchronous clearing occurs within the dead-time period for PWM output.

Condition 2: In portions (10) and (11) of the initial output inhibition period in Figure 22.150, synchronous clearing occurs when any condition from among $MTU3.TGRB (MTU6.TGRB) \leq TDDRA (TDDRB)$, $MTU4.TGRA (MTU7.TGRA) \leq TDDRA (TDDRB)$, or $MTU4.TGRB (MTU7.TGRB) \leq TDDRA (TDDRB)$ is satisfied.

The following method avoids the above phenomena.

Ensure that synchronous clearing proceeds with the value of each comparison register ($MTU3.TGRB (MTU6.TGRB)$, $MTU4.TGRA (MTU7.TGRA)$, and $MTU4.TGRB (MTU7.TGRB)$) set to at least double the value of the TDDRA register (TDDRB register).




Figure 22.149 Example of Synchronous Clearing (When Condition 1 Applies)




Figure 22.150 Example of Synchronous Clearing (When Condition 2 Applies)

22.6.26 Notes on Timer Mode Register Setting for ELC Event Input

When MTU is used in ELC operation, set the timer mode register (TMDR) of the relevant channel to its initial value (00h).

22.6.27 Continuous Output of Interrupt Signal in Response to a Compare Match

When the TGR register is set to 0000h, the PCLKC/1 is set as the count clock, and compare match is set as the trigger for clearing of the count clock, the value of the TCNT counter remains 0000h, and the interrupt signal will be output continuously (i.e. its level will be flat) rather than output over a single cycle. Consequently, interrupts will not be detected in response to second and subsequent compare matches.

Figure 22.151 shows the timing for continuous output of the interrupt signal in response to a compare match.




Figure 22.151 Continuous Output of Interrupt Signal in Response to a Compare Match

22.6.28 Usage Notes on A/D Conversion Start Request Delaying Function in Complementary PWM Mode

- When data is transferred from a buffer register at the trough of the MTU4.TCNT (MTU7.TCNT) counter while the MTU4.TADCOBRA and MTU4.TADCOBRB (MTU7.TADCOBRA and MTU7.TADCOBRB) registers are set to 0 and the UT4AE and UT4BE (UT7AE and UT7BE) bits in the MTU4.TADCR (MTU7.TADCR) register are set to 1, no A/D conversion start request is issued during up-counting immediately after transfer. Refer to Figure 22.152.
- When data is transferred from a buffer register at the crest of the MTU4.TCNT (MTU7.TCNT) counter while the MTU4.TADCOBRA and MTU4.TADCOBRB (MTU7.TADCOBRA and MTU7.TADCOBRB) registers are set to the same value as the TCDR and the UT4AE and UT4BE (UT7AE and UT7BE) bits in the MTU4.TADCR (MTU7.TADCR) register are set to 1, no A/D conversion start request is issued during down-counting immediately after transfer. Refer to Figure 22.153.
- To issue an A/D conversion start request linked with the interrupt skipping function, set the MTU4.TADCORA and MTU4.TADCORB (MTU7.TADCORA and MTU7.TADCORB) registers so that $2 \leq \text{MTUn.TADCORA/TADCORB} \leq \text{TCDR} - 2$ is satisfied ($n = 4, 7$).




Figure 22.152 A/D Conversion Start Request When 0 is Written to MTU4.TADCOBRA




Figure 22.153 A/D Conversion Start Request When the Same Value as TCDR is Written to MTU4.TADCOBRA

22.7 MTU Output Pin Initialization

22.7.1 Operating Modes

The MTU has the following six operating modes. Waveforms can be output in any of these modes.

- Normal mode (MTU0 to MTU4, MTU6, MTU7, and MTU9)
- PWM mode 1 (MTU0 to MTU4, MTU6, MTU7, and MTU9)
- PWM mode 2 (MTU0 to MTU2, and MTU9)
- Phase counting modes 1 to 5 (MTU1 and MTU2)
- Complementary PWM mode (MTU3, MTU4, MTU6, and MTU7)
- Reset-synchronized PWM mode (MTU3, MTU4, MTU6, and MTU7)

This section describes how to initialize the MTU output pins in each of these modes.

22.7.2 Operation in Case of Re-Setting Due to Error during Operation

If an error occurs during MTU operation, MTU output should be cut off by the system. The output can be cut off by allowing non-active level output from the pins by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports. MTU output can be disabled through TIOR settings. Complementary PWM output (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D, MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7B, MTIOC7C, and MTIOC7D) should be specified through TOERA and TOERB settings. For PWM output pins, output can also be cut by hardware, using port output enable 3 (POE3). The pin initialization procedures for re-setting due to an error during operation and the procedures for restarting in a different mode after re-setting are described below.

The MTU has six operating modes, as stated above. There are thus 36 mode transition combinations, but some transitions are not available with certain channel and mode combinations. Available mode transition combinations are shown in Table 22.80.

Table 22.80 Mode Transition Combinations

	Normal	PWM1	PWM2	PCM	CPWM	RPWM
Normal	(1)	(2)	(3)	(4)	(5)	(6)
PWM1	(7)	(8)	(9)	(10)	(11)	(12)
PWM2	(13)	(14)	(15)	(16)	Not available	Not available
PCM	(17)	(18)	(19)	(20)	Not available	Not available
CPWM	(21)	(22)	Not available	Not available	(23) (24)	(25)
RPWM	(26)	(27)	Not available	Not available	(28)	(29)

Normal:	Normal mode
PWM1:	PWM mode 1
PWM2:	PWM mode 2
PCM:	Phase counting modes 1 to 5
CPWM:	Complementary PWM mode
RPWM:	Reset-synchronized PWM mode

22.7.3 Overview of Initialization Procedures and Mode Transitions in Case of Error during Operation

- When making a transition to a mode (Normal, PWM1, PWM2, or PCM) in which the pin output level is selected by the timer I/O control register (TIOR) setting, initialize the pins by means of TIOR setting.
- In PWM mode 1, waveforms are not output to the MTIOCnB and MTIOCnD (n = 3, 4, 6, 7) pins. When a pin is configured for MTIOCnB or MTIOCnD, it enters high-impedance state. To output a specified level, set the pin to general output port.
- In PWM mode 2, a waveform is not output to the pin that corresponds to the TGR register used as a period register. When a pin is configured for MTIOCnm (n = 0 to 2, 9; m = A to D), it enters high-impedance state. To output a specified level, set the pin to general output port.
- In normal mode or PWM mode 2, if TGRC and TGRD operate as buffer registers, waveforms are not output to the corresponding pins (MTIOCnC or MTIOCnD (n = 0, 3, 4, 6, 7, 9)). When a pin is configured for MTIOCnC or MTIOCnD, it enters high-impedance state. To output a specified level, set the pin to general output port.
- In PWM mode 1, if either TGRC or TGRD operates as a buffer register, waveforms are not output to the corresponding pins (MTIOCnC or MTIOCnD (n = 0, 3, 4, 6, 7, 9)). When a pin is configured for MTIOCnC or MTIOCnD, it enters high-impedance state. To output a specified level, set the pin to general output port.
- When making a transition to a mode (CPWM or RPWM) in which the pin output level is selected by the timer output control register (TOCR1A, TOCR2A, TOCR1B, or TOCR2B) setting, temporarily disable output in MTU3 and MTU4 (or MTU6 and MTU7) with the timer output master enable register (TOERA or TOERB). At this time, when a pin is configured for MTIOCnm (n = 3, 4, 6, 7; m = A to D), it enters high-impedance state. To output a specified level, set the pin to general output port. Switch to normal mode, perform initialization with TIOR, restore TIOR to its initial value, then operate the MTU in accordance with the mode setting procedure (TOCR1A setting, TOCR2A setting, TMDR1 setting, and TOERA setting (TOCR1B setting, TOCR2B setting, TMDR1 setting, and TOERB setting)).

Note: Channel number is substituted for “n” indicated in this section.

Pin initialization procedures are described below for the numbered combinations in Table 22.80. The active level is assumed to be low.

(1) Operation When Error Occurs in Normal Mode and Operation is Restarted in Normal Mode

Figure 22.154 shows a case in which an error occurs in normal mode and operation is restarted in normal mode after re-setting.




Figure 22.154 Error Occurrence in Normal Mode, Recovery in Normal Mode

- (1) After a reset, the MTU output goes low and the ports enter high-impedance state.
- (2) After a reset, the TMDR1 setting is for normal mode.
- (3) For MTU3 and MTU4 (MTU6 and MTU7), enable output with the TOERA (TOERB) register before initializing the pins with the TIOR register.
- (4) Initialize the pins with the TIOR register. (In the example, the initial output is a high level, and a low level is output on compare match occurrence.)
- (5) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (6) Start count operation by setting the TSTR register.
- (7) Output goes low on compare match occurrence.
- (8) An error occurs.
- (9) Allow non-active level output by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports.
- (10) Stop count operation by setting the TSTR register.
- (11) This step is not necessary when restarting in normal mode.
- (12) Initialize the pins with the TIOR register.
- (13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (14) Restart operation by setting the TSTR register.

(2) Operation When Error Occurs in Normal Mode and Operation is Restarted in PWM Mode 1

Figure 22.155 shows a case in which an error occurs in normal mode and operation is restarted in PWM mode 1 after re-setting.




Figure 22.155 Error Occurrence in Normal Mode, Recovery in PWM Mode 1

(1) to (10) are the same as in Figure 22.154.

(11) Set PWM mode 1.

(12) Initialize the pins with the TIOR register. (In PWM mode 1, waveforms are not output to the MTIOCnB (MTIOCnD) pins. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)

(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(14) Restart operation by setting the TSTRB (TSTRB) register.

(3) Operation When Error Occurs in Normal Mode and Operation is Restarted in PWM mode 2

Figure 22.156 shows a case in which an error occurs in normal mode and operation is restarted in PWM mode 2 after re-setting.




Figure 22.156 Error Occurrence in Normal Mode, Recovery in PWM Mode 2

(1) to (10) are the same as in Figure 22.154.

(11) Set PWM mode 2.

(12) Initialize the pins with the TIOR register. (In PWM mode 2, a waveform is not output to the pin that corresponds to the TGR register used as a period register. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)

(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(14) Restart operation by setting the TSTRB register.

Note: PWM mode 2 can only be selected for MTU0 to MTU2 and MTU9, and therefore the TOERA register setting is not necessary.

(4) Operation When Error Occurs in Normal Mode and Operation is Restarted in Phase Counting Mode

Figure 22.157 shows a case in which an error occurs in normal mode and operation is restarted in phase counting mode after re-setting.




Figure 22.157 Error Occurrence in Normal Mode, Recovery in Phase Counting Mode

(1) to (10) are the same as in Figure 22.154.

(11) Set the phase counting mode.

(12) Initialize the pins with the TIOR register.

(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(14) Restart operation by setting the TSTR register.

Note: The phase counting mode can only be selected for MTU1 and MTU2, and therefore the TOERA register setting is not necessary.

(5) Operation When Error Occurs in Normal Mode and Operation is Restarted in Complementary PWM Mode

Figure 22.158 shows a case in which an error occurs in normal mode and operation is restarted in complementary PWM mode after re-setting.




Figure 22.158 Error Occurrence in Normal Mode, Recovery in Complementary PWM Mode

- (1) to (10) are the same as in Figure 22.154.
- (11) Initialize the normal mode waveform generation block with the TIOR register.
- (12) Disable operation of the normal mode waveform generation block with the TIOR register.
- (13) Disable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
- (14) Select the complementary PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).
- (15) Set complementary PWM mode.
- (16) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
- (17) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (18) Restart operation by setting the TSTRA (TSTRB) register.

(6) Operation When Error Occurs in Normal Mode and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 22.159 shows a case in which an error occurs in normal mode and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 22.159 Error Occurrence in Normal Mode, Recovery in Reset-Synchronized PWM Mode

- (1) to (13) are the same as in Figure 22.158.
- (14) Select the reset-synchronized PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).
- (15) Set reset-synchronized PWM mode.
- (16) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
- (17) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (18) Restart operation by setting the TSTRA (TSTRB) register.

(7) Operation When Error Occurs in PWM Mode 1 and Operation is Restarted in Normal Mode

Figure 22.160 shows a case in which an error occurs in PWM mode 1 and operation is restarted in normal mode after re-setting.




Figure 22.160 Error Occurrence in PWM Mode 1, Recovery in Normal Mode

- (1) After a reset, the MTU output goes low and the ports enter high-impedance state.
- (2) Set PWM mode 1.
- (3) For MTU3 and MTU4 (MTU6 and MTU7), enable output with the TOERA (TOERB) register before initializing the pins with the TIOR register.
- (4) Initialize the pins with the TIOR register. (In the example, the initial output is a high level, and a low level is output on compare match occurrence. In PWM mode 1, the MTIOcNB side is not initialized.)
- (5) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (6) Start count operation by setting the TSTR (TSTRB) register.
- (7) Output goes low on compare match occurrence.
- (8) An error occurs.
- (9) Allow non-active level output by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports.
- (10) Stop count operation by setting the TSTR (TSTRB) register.
- (11) Set normal mode.
- (12) Initialize the pins with the TIOR register.
- (13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (14) Restart operation by setting the TSTR (TSTRB) register.

(8) Operation When Error Occurs in PWM Mode 1 and Operation is Restarted in PWM mode 1

Figure 22.161 shows a case in which an error occurs in PWM mode 1 and operation is restarted in PWM mode 1 after re-setting.




Figure 22.161 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 1

(1) to (10) are the same as in Figure 22.160.

(11) This step is not necessary when restarting in PWM mode 1.

(12) Initialize the pins with the TIOR register. (In PWM mode 1, waveforms are not output to the MTIOCnB (MTIOCnD) pins. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)

(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(14) Restart operation by setting the TSTR (TSTRB) register.

(9) Operation When Error Occurs in PWM Mode 1 and Operation is Restarted in PWM mode 2

Figure 22.162 shows a case in which an error occurs in PWM mode 1 and operation is restarted in PWM mode 2 after re-setting.




Figure 22.162 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 2

(1) to (10) are the same as in Figure 22.160.

(11) Set PWM mode 2.

(12) Initialize the pins with the TIOR register. (In PWM mode 2, a waveform is not output to the pin that corresponds to the TGR register used as a period register. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)

(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(14) Restart operation by setting the TSTR (TSTRB) register.

Note: PWM mode 2 can only be selected for MTU0 to MTU2 and MTU9, and therefore the TOERA register setting is not necessary.

(10) Operation When Error Occurs in PWM Mode 1 and Operation is Restarted in Phase Counting Mode

Figure 22.163 shows a case in which an error occurs in PWM mode 1 and operation is restarted in phase counting mode after re-setting.




Figure 22.163 Error Occurrence in PWM Mode 1, Recovery in Phase Counting Mode

(1) to (10) are the same as in Figure 22.160.

(11) Set the phase counting mode.

(12) Initialize the pins with the TIOR register.

(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(14) Restart operation by setting the TSTRA register.

Note: The phase counting mode can only be selected for MTU1 and MTU2, and therefore the TOERA register setting is not necessary.

(11) Operation When Error Occurs in PWM Mode 1 and Operation is Restarted in Complementary PWM Mode

Figure 22.164 shows a case in which an error occurs in PWM mode 1 and operation is restarted in complementary PWM mode after re-setting.




Figure 22.164 Error Occurrence in PWM Mode 1, Recovery in Complementary PWM Mode

(1) to (10) are the same as in Figure 22.160.

- (11) Set normal mode to initialize the normal mode waveform generation block.
- (12) Initialize the PWM mode 1 waveform generation block with the TIOR register.
- (13) Disable operation of the PWM mode 1 waveform generation block with the TIOR register.
- (14) Disable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
- (15) Select the complementary PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TSTRB).
- (16) Set complementary PWM mode.
- (17) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
- (18) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (19) Restart operation by setting the TSTR (TSTRB) register.

(12) Operation When Error Occurs in PWM Mode 1 and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 22.165 shows a case in which an error occurs in PWM mode 1 and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 22.165 Error Occurrence in PWM Mode 1, Recovery in Reset-Synchronized PWM Mode

(1) to (14) are the same as in Figure 22.164.

(15) Select the reset-synchronized PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).

(16) Set reset-synchronized PWM mode.

(17) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.

(18) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(19) Restart operation by setting the TSTRA (TSTRB) register.

(13) Operation When Error Occurs in PWM Mode 2 and Operation is Restarted in Normal Mode

Figure 22.166 shows a case in which an error occurs in PWM mode 2 and operation is restarted in normal mode after re-setting.




Figure 22.166 Error Occurrence in PWM Mode 2, Recovery in Normal Mode

- (1) After a reset, the MTU output goes low and the ports enter high-impedance state.
- (2) Set PWM mode 2.
- (3) Initialize the pins with the TIOR register. (In the example, the initial output is a high level, and a low level is output on compare match occurrence. In PWM mode 2, the pin that corresponds to the TGR register used as a period register is not initialized. In the example, the MTU.TGRA register is used as a period register.)
- (4) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (5) Start count operation by setting the TSTRA register.
- (6) Output goes low on compare match occurrence.
- (7) An error occurs.
- (8) Allow non-active level output by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports.
- (9) Stop count operation by setting the TSTRA register.
- (10) Set normal mode.
- (11) Initialize the pins with the TIOR register.
- (12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (13) Restart operation by setting the TSTRA register.

(14) Operation When Error Occurs in PWM Mode 2 and Operation is Restarted in PWM Mode 1

Figure 22.167 shows a case in which an error occurs in PWM mode 2 and operation is restarted in PWM mode 1 after re-setting.




Figure 22.167 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 1

(1) to (9) are the same as in Figure 22.166.

(10) Set PWM mode 1.

(11) Initialize the pins with the TIOR register. (In PWM mode 1, waveforms are not output to the MTIOCnB (MTIOCnD) pins. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)

(12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(13) Restart operation by setting the TSTRA register.

(15) Operation When Error Occurs in PWM Mode 2 and Operation is Restarted in PWM Mode 2

Figure 22.168 shows a case in which an error occurs in PWM mode 2 and operation is restarted in PWM mode 2 after re-setting.




Figure 22.168 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 2

(1) to (9) are the same as in Figure 22.166.

(10) This step is not necessary when restarting in PWM mode 2.

(11) Initialize the pins with the TIOR register. (In PWM mode 2, a waveform is not output to the pin that corresponds to the TGR register used as a period register. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)

(12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(13) Restart operation by setting the TSTR register.

(16) Operation When Error Occurs in PWM Mode 2 and Operation is Restarted in Phase Counting Mode

Figure 22.169 shows a case in which an error occurs in PWM mode 2 and operation is restarted in phase counting mode after re-setting.




Figure 22.169 Error Occurrence in PWM Mode 2, Recovery in Phase Counting Mode

(1) to (9) are the same as in Figure 22.166.

(10) Set the phase counting mode.

(11) Initialize the pins with the TIOR register.

(12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(13) Restart operation by setting the TSTR register.

(17) Operation When Error Occurs in Phase Counting Mode and Operation is Restarted in Normal Mode

Figure 22.170 shows a case in which an error occurs in phase counting mode and operation is restarted in normal mode after re-setting.




Figure 22.170 Error Occurrence in Phase Counting Mode, Recovery in Normal Mode

- (1) After a reset, the MTU output goes low and the ports enter high-impedance state.
- (2) Set phase counting mode.
- (3) Initialize the pins with the TIOR register. (In the example, the initial output is a high level, and a low level is output on compare match occurrence.)
- (4) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (5) Start count operation by setting the TSTR register.
- (6) Output goes low on compare match occurrence.
- (7) An error occurs.
- (8) Allow non-active level output by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports.
- (9) Stop count operation by setting the TSTR register.
- (10) Set normal mode.
- (11) Initialize the pins with the TIOR register.
- (12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (13) Restart operation by setting the TSTR register.

(18) Operation When Error Occurs in Phase Counting Mode and Operation is Restarted in PWM Mode 1

Figure 22.171 shows a case in which an error occurs in phase counting mode and operation is restarted in PWM mode 1 after re-setting.




Figure 22.171 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 1

(1) to (9) are the same as in Figure 22.170.

(10) Set PWM mode 1.

(11) Initialize the pins with the TIOR register. (In PWM mode 1, waveforms are not output to the MTIOCnB (MTIOCnD) pins. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)

(12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(13) Restart operation by setting the TSTR register.

(19) Operation When Error Occurs in Phase Counting Mode and Operation is Restarted in PWM Mode 2

Figure 22.172 shows a case in which an error occurs in phase counting mode and operation is restarted in PWM mode 2 after re-setting.




Figure 22.172 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 2

- (1) to (9) are the same as in Figure 22.170.
- (10) Set PWM mode 2.
- (11) Initialize the pins with the TIOR register. (In PWM mode 2, a waveform is not output to the pin that corresponds to the TGR register used as a period register. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)
- (12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (13) Restart operation by setting the TSTR register.

(20) Operation When Error Occurs in Phase Counting Mode and Operation is Restarted in Phase Counting Mode

Figure 22.173 shows a case in which an error occurs in phase counting mode and operation is restarted in phase counting mode after re-setting.




Figure 22.173 Error Occurrence in Phase Counting Mode, Recovery in Phase Counting Mode

- (1) to (9) are the same as in Figure 22.170.
- (10) This step is not necessary when restarting in phase counting mode.
- (11) Initialize the pins with the TIOR register.
- (12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (13) Restart operation by setting the TSTR register.

(21) Operation When Error Occurs in Complementary PWM Mode and Operation is Restarted in Normal Mode

Figure 22.174 shows a case in which an error occurs in complementary PWM mode and operation is restarted in normal mode after re-setting.




Figure 22.174 Error Occurrence in Complementary PWM Mode, Recovery in Normal Mode

- (1) After a reset, the MTU3 output goes low and the ports enter high-impedance state.
- (2) Select the complementary PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).
- (3) Set complementary PWM mode.
- (4) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
- (5) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (6) Start count operation by setting the TSTR register.
- (7) The complementary PWM waveform is output on compare match occurrence.
- (8) An error occurs.
- (9) Allow non-active level output by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports.
- (10) Stop count operation by setting the TSTR register. (MTU output becomes the initial complementary PWM output value).
- (11) Set normal mode (MTU output goes low).
- (12) Initialize the pins with the TIOR register.
- (13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (14) Restart operation by setting the TSTR register.

(22) Operation When Error Occurs in Complementary PWM Mode and Operation is Restarted in PWM Mode 1

Figure 22.175 shows a case in which an error occurs in complementary PWM mode and operation is restarted in PWM mode 1 after re-setting.




Figure 22.175 Error Occurrence in Complementary PWM Mode, Recovery in PWM Mode 1

(1) to (10) are the same as in Figure 22.174.

(11) Set PWM mode 1 (MTU output goes low).

(12) Initialize the pins with the TIOR register. (In PWM mode 1, waveforms are not output to the MTIOCnB (MTIOCnD) pins. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)

(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(14) Restart operation by setting the TSTR (TSTRB) register.

(23) Operation When Error Occurs in Complementary PWM Mode and Operation is Restarted in Complementary PWM Mode

Figure 22.176 shows a case in which an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using the period and duty settings at the time of stopping the counter).




Figure 22.176 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode (1)

(1) to (10) are the same as in Figure 22.174.

(11) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(12) Restart operation by setting the TSTR (TSTRB) register.

(13) The complementary PWM waveform is output on compare match occurrence.

(24) Operation When Error Occurs in Complementary PWM Mode and Operation is Restarted in Complementary PWM Mode with New Settings

Figure 22.177 shows a case in which an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (operation is restarted using new period and duty ratio settings).




Figure 22.177 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode (2)

(1) to (10) are the same as in Figure 22.174.

(11) Set normal mode and make new settings (MTU output goes low).

(12) Disable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.

(13) Select the complementary PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).

(14) Set complementary PWM mode.

(15) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.

(16) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(17) Restart operation by setting the TSTRA (TSTRB) register.

(25) Operation When Error Occurs in Complementary PWM Mode and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 22.178 shows a case in which an error occurs in complementary PWM mode and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 22.178 Error Occurrence in Complementary PWM Mode, Recovery in Reset-Synchronized PWM Mode

- (1) to (10) are the same as in Figure 22.174.
- (11) Set normal mode (MTU output goes low).
- (12) Disable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
- (13) Select the reset-synchronized PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).
- (14) Set reset-synchronized PWM mode.
- (15) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
- (16) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (17) Restart operation by setting the TSTRA (TSTRB) register.

(26) Operation When Error Occurs in Reset-Synchronized PWM Mode and Operation is Restarted in Normal Mode

Figure 22.179 shows a case in which an error occurs in reset-synchronized PWM mode and operation is restarted in normal mode after re-setting.




Figure 22.179 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Normal Mode

- (1) After a reset, the MTU output goes low and the ports enter high-impedance state.
- (2) Select the reset-synchronized PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).
- (3) Set reset-synchronized PWM mode.
- (4) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
- (5) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (6) Start count operation by setting the TSTR register.
- (7) The reset-synchronized PWM waveform is output on compare match occurrence.
- (8) An error occurs.
- (9) Allow non-active level output by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports.
- (10) Stop count operation by setting the TSTR register. (MTU output becomes the initial reset-synchronized PWM output value.)
- (11) Set normal mode (positive-phase MTU output goes low, and negative-phase output goes high).
- (12) Initialize the pins with the TIOR register.
- (13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (14) Restart operation by setting the TSTR register.

(27) Operation When Error Occurs in Reset-Synchronized PWM Mode and Operation is Restarted in PWM Mode 1

Figure 22.180 shows a case in which an error occurs in reset-synchronized PWM mode and operation is restarted in PWM mode 1 after re-setting.




Figure 22.180 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in PWM Mode 1

(1) to (10) are the same as in Figure 22.179.

(11) Set PWM mode 1 (positive-phase MTU output goes low, and negative-phase output goes high).

(12) Initialize the pins with the TIOR register. (In PWM mode 1, waveforms are not output to the MTIOCnB (MTIOCnD) pins. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)

(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(14) Restart operation by setting the TSTRA (TSTRB) register.

(28) Operation When Error Occurs in Reset-Synchronized PWM Mode and Operation is Restarted in Complementary PWM Mode

Figure 22.181 shows a case in which an error occurs in reset-synchronized PWM mode and operation is restarted in complementary PWM mode after re-setting.




Figure 22.181 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Complementary PWM Mode

- (1) to (10) are the same as in Figure 22.179.
- (11) Disable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
- (12) Select the complementary PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).
- (13) Set complementary PWM mode (MTU cyclic output pin goes low).
- (14) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
- (15) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
- (16) Restart operation by setting the TSTR (TSTRB) register.

(29) Operation When Error Occurs in Reset-Synchronized PWM Mode and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 22.182 shows a case in which an error occurs in reset-synchronized PWM mode and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 22.182 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Reset-Synchronized PWM Mode

(1) to (10) are the same as in Figure 22.179.

(11) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(12) Restart operation by setting the TSTR (TSTRB) register.

(13) The reset-synchronized PWM waveform is output on compare match occurrence.

22.8 Operations Linked by the ELC

22.8.1 Event Signal Output to the ELC

The MTU is capable of operation linked with another module set in advance when its interrupt request signal is used as an event signal by the event link controller (ELC).

The MTU outputs the event signal regardless of the setting of the corresponding interrupt request enable bit.

22.8.2 MTU Operations in Response to Receiving Event Signals from the ELC

The MTU can perform the following operations in response to the event set in advance in the ELSRn register of the event link controller (ELC).

(1) Start Counting Operation

Select “counting is started” as the operation of the MTU by setting the ELOPA, ELOPB, or ELOPE register in the ELC. The ELOPA register controls the operation of MTU0 and MTU3, the ELOPB register controls the operation of MTU4, and the ELOPE register controls the operation of MTU6, MTU7, and MTU9. When the event specified in the ELSRn register occurs, the CSTn bit in the TSTRA/TSTRB register shown in Table 22.81 is set to 1, and the MTU counter starts.

However, when the specified event is generated while the CSTn bit in the TSTRA/TSTRB register has already been set to 1, the event has no effect. Table 22.81 lists the TSTRA/TSTRB register bits used for each channel.

Table 22.81 Counter Start Bit Set by the ELC

Channel No.	Counter Start Bit
MTU0	TSTRA.CST0 bit
MTU3	TSTRA.CST3 bit
MTU4	TSTRA.CST4 bit
MTU6	TSTRB.CST6 bit
MTU7	TSTRB.CST7 bit
MTU9	TSTRA.CST9 bit

(2) Input Capture Operation

Select “input capture” as the operation of the MTU by setting the ELOPA, ELOPB, or ELOPE register in the ELC. The ELOPA register controls the operation of MTU0 and MTU3, the ELOPB register controls the operation of MTU4, and the ELOPE register controls the operation of MTU6, MTU7, and MTU9. When the event specified in the ELSRn register occurs, the value of the TCNT register is captured in the TGR register. When using input capture in response to an event, the corresponding bit of the TIOR register in the MTU should be set for input capture and the CSTn bit of TSTRA/TSTRB register should be set to 1 to start counting by the counter.

In this case, the TIOCnA pin (input capture pin) input has no effect.

Table 22.82 lists the timer general register and I/O control bit used for each channel in input capture operations in response to the ELC.

Table 22.82 Timer General Register and I/O Control Bit Used in the Input Capture Operation

Channel No.	Timer General Register	I/O Control Bit
MTU0	MTU0.TGRA	MTU0.TIORH.IOA[3:0] bits
MTU3	MTU3.TGRA	MTU3.TIORH.IOA[3:0] bits
MTU4	MTU4.TGRA	MTU4.TIORH.IOA[3:0] bits
MTU6	MTU6.TGRA	MTU6.TIORH.IOA[3:0] bits
MTU7	MTU7.TGRA	MTU7.TIORH.IOA[3:0] bits
MTU9	MTU9.TGRA	MTU9.TIORH.IOA[3:0] bits

(3) Restart Counting (Clear Counter) Operation

Select “counting is restarted” as the operation of the MTU by setting the ELOPA, ELOPB, or ELOPE register in the ELC. The ELOPA register controls the operation of MTU0 and MTU3, the ELOPB register controls the operation of MTU4, and the ELOPE register controls the operation of MTU6, MTU7, and MTU9. When the event specified in the ELSRn register occurs, the TCNT register is cleared. If the corresponding CSTn bit in the TSTRA/TSTRB register is set to 1, counting continues. For the CSTn bits in the TSTRA/TSTRB register, refer to Table 22.81.

22.8.3 Usage Notes on MTU Operation by Event Signal Reception from the ELC

The following notes on usage apply when the MTU is used in event link operation.

(1) Start Counting

If the event specified in the ELSRn register occurs during a cycle of writing to a CSTn bit in the TSTRA/TSTRB register, writing to the CSTn bit in the TSTRA/TSTRB register does not proceed because setting of the bit to 1 due to the event takes priority.

(2) Restart Counting (Clear Counter)

If the event specified in the ELSRn register occurs during a cycle of writing to the TCNT counter, writing to the TCNT counter does not proceed because clearing of the counter due to the event takes priority.

In addition, for MTU3 and MTU4 or MTU6 and MTU7 in complementary PWM mode, do not use the counter restarting by the ELC.

23. Port Output Enable 3 (POE3B)

This MCU incorporates a port output enable 3 (POE3B) which can be used to, under various conditions, disable output signals for the MTU and the GPTW. The output status can be selected from high-impedance or general I/O port while the output is disabled.

In this section, “PCLK” is used to refer to PCLKB.

23.1 Overview

Table 23.1 lists the specifications of the POE. Figure 23.1 shows a block diagram of the POE.

Table 23.1 POE Specifications (1/2)

Item	Description																																		
Pin status while output is disabled	<ul style="list-style-type: none"> High-impedance General I/O port 																																		
Target pins for switching to disabling of signal output	<ul style="list-style-type: none"> MTU output pins <ul style="list-style-type: none"> MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D) MTU3 pins (MTIOC3B, MTIOC3D) MTU4 pins (MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D) MTU6 pins (MTIOC6B, MTIOC6D) MTU7 pins (MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D) MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D) GPTW output pins <ul style="list-style-type: none"> GPTW0 pins (GTIOC0A, GTIOC0B) GPTW1 pins (GTIOC1A, GTIOC1B) GPTW2 pins (GTIOC2A, GTIOC2B) GPTW3 pins (GTIOC3A, GTIOC3B) GPTW4 pins (GTIOC4A, GTIOC4B) GPTW5 pins (GTIOC5A, GTIOC5B) GPTW6 pins (GTIOC6A, GTIOC6B) GPTW7 pins (GTIOC7A, GTIOC7B) GPTW8 pins (GTIOC8A, GTIOC8B) GPTW9 pins (GTIOC9A, GTIOC9B) 																																		
Generating conditions of request for switching to disable output	<ul style="list-style-type: none"> Input signal detection: Detection of the POE0#, POE4#, POE8#, POE9#, POE10#, POE11#, POE12#, POE13#, and POE14# signal level. Simultaneous conduction between output pins: A match (simultaneous conduction) between the output signal levels at the active level over one or more cycles on the following combination of pins 																																		
	<table border="1" style="display: inline-table; margin-right: 20px;"> <thead> <tr> <th></th> <th>MTU Complementary PWM Output Pins</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>MTIOC3B and MTIOC3D</td> </tr> <tr> <td>2</td> <td>MTIOC4A and MTIOC4C</td> </tr> <tr> <td>3</td> <td>MTIOC4B and MTIOC4D</td> </tr> <tr> <td>4</td> <td>MTIOC6B and MTIOC6D</td> </tr> <tr> <td>5</td> <td>MTIOC7A and MTIOC7C</td> </tr> <tr> <td>6</td> <td>MTIOC7B and MTIOC7D</td> </tr> </tbody> </table> <table border="1" style="display: inline-table;"> <thead> <tr> <th></th> <th>GPTW Output Pins</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>GTIOC0A and GTIOC0B</td> </tr> <tr> <td>2</td> <td>GTIOC1A and GTIOC1B</td> </tr> <tr> <td>3</td> <td>GTIOC2A and GTIOC2B</td> </tr> <tr> <td>4</td> <td>GTIOC4A and GTIOC4B</td> </tr> <tr> <td>5</td> <td>GTIOC5A and GTIOC5B</td> </tr> <tr> <td>6</td> <td>GTIOC6A and GTIOC6B</td> </tr> <tr> <td>7</td> <td>GTIOC7A and GTIOC7B</td> </tr> <tr> <td>8</td> <td>GTIOC8A and GTIOC8B</td> </tr> <tr> <td>9</td> <td>GTIOC9A and GTIOC9B</td> </tr> </tbody> </table>		MTU Complementary PWM Output Pins	1	MTIOC3B and MTIOC3D	2	MTIOC4A and MTIOC4C	3	MTIOC4B and MTIOC4D	4	MTIOC6B and MTIOC6D	5	MTIOC7A and MTIOC7C	6	MTIOC7B and MTIOC7D		GPTW Output Pins	1	GTIOC0A and GTIOC0B	2	GTIOC1A and GTIOC1B	3	GTIOC2A and GTIOC2B	4	GTIOC4A and GTIOC4B	5	GTIOC5A and GTIOC5B	6	GTIOC6A and GTIOC6B	7	GTIOC7A and GTIOC7B	8	GTIOC8A and GTIOC8B	9	GTIOC9A and GTIOC9B
	MTU Complementary PWM Output Pins																																		
1	MTIOC3B and MTIOC3D																																		
2	MTIOC4A and MTIOC4C																																		
3	MTIOC4B and MTIOC4D																																		
4	MTIOC6B and MTIOC6D																																		
5	MTIOC7A and MTIOC7C																																		
6	MTIOC7B and MTIOC7D																																		
	GPTW Output Pins																																		
1	GTIOC0A and GTIOC0B																																		
2	GTIOC1A and GTIOC1B																																		
3	GTIOC2A and GTIOC2B																																		
4	GTIOC4A and GTIOC4B																																		
5	GTIOC5A and GTIOC5B																																		
6	GTIOC6A and GTIOC6B																																		
7	GTIOC7A and GTIOC7B																																		
8	GTIOC8A and GTIOC8B																																		
9	GTIOC9A and GTIOC9B																																		
	<ul style="list-style-type: none"> SPOER register setting being made Detection that the main clock oscillator had stopped oscillating Detection of the comparator C (CMPC) outputs 																																		

Table 23.1 POE Specifications (2/2)

Item	Description
Function	<ul style="list-style-type: none"> Each of the POE0#, POE4#, POE8#, POE9#, POE10#, POE11#, POE12#, POE13#, and POE14# pins can be set for falling-edge or low-level detection. When setting a low-level detection, a sampling clock can be selected from PCLK/1, PCLK/2, PCLK/4, PCLK/8, PCLK/16, and PCLK/128, while the number of samples can be selected from four, eight, or 16. The outputs of the target pins can be disabled by detecting falling-edge or low-level of input to the POE0#, POE4#, POE8#, POE9#, POE10#, POE11#, POE12#, POE13#, and POE14# pins. The outputs of the target pins can be disabled when oscillation stop is detected by the oscillation stop detection function of the clock generator. The MTU complementary PWM outputs can be disabled when output levels of the MTU complementary PWM output pins are compared and simultaneous active-level output continues for one cycle or more. The GPTW outputs can be disabled when output levels of the GPTW output pins (GPTW0 to GPTW2, GPTW4 to GPTW6, and GPTW7 to GPTW9 pins) are compared and simultaneous active-level output continues for one cycle or more. The outputs of the target pins can be disabled in response to comparator C (CMPC) output detection. The outputs of the target pins can be disabled by modifying the settings of the POE registers. Interrupts can be generated by input-level sampling or output-level comparison results.

The POE has input-level detector, pin selector, output-level comparator, and a high-impedance request/port switching request/interrupt request generator as shown in Figure 23.1.




Figure 23.1 POE Block Diagram

Table 23.2 shows I/O pins to be used by the POE.

Table 23.2 POE I/O Pins

Pin Name	I/O	Description
POE0#	Input	Controls all the target pins by register settings. Assigned as a request signal to disable outputs of the MTU complementary PWM output pins (MTU3 and MTU4 pins) after reset.
POE4#	Input	Controls all the target pins by register settings. Assigned as a request signal to disable outputs of the MTU complementary PWM output pins (MTU6 and MTU7 pins) after reset.
POE8#	Input	Controls all the target pins by register settings. Assigned as a request signal to disable outputs of the MTU0 pins after reset.
POE9#	Input	Controls all the target pins by register settings. Assigned as a request signal to disable outputs of the MTU9 pins after reset.
POE10#	Input	Controls all the target pins by register settings. Assigned as a request signal to disable outputs of the GPTW0 and GPTW1 pins after reset.
POE11#	Input	Controls all the target pins by register settings. Assigned as a request signal to disable outputs of the GPTW2 and GPTW3 pins after reset.
POE12#	Input	Controls all the target pins by register settings. Assigned as a request signal to disable outputs of the GPTW0 to GPTW2 pins after reset.
POE13#	Input	Controls all the target pins by register settings. Assigned as a request signal to disable outputs of the GPTW4 to GPTW6 pins after reset.
POE14#	Input	Controls all the target pins by register settings. Assigned as a request signal to disable outputs of the GPTW7 to GPTW9 pins after reset.

Table 23.3 shows output-level comparisons with pin combinations.

Table 23.3 Pin Combinations

Pin Combination	I/O	Description
MTIOC3B and MTIOC3D	Output	The MTU complementary PWM output pins (MTU3 and MTU4 pins) are disabled when two pins of the set simultaneously output the active level (low level when the MTU.TOCR1A.OLSP bit is 0 or high level when the OLSP bit is 1 while the OLSEN bit in the ALR1 register is 0 and the MTU.TOCR1A.TOCS bit is 0, low level when the OLS1P, OLS1N, OLS2P, OLS2N, OLS3P, and OLS3N bits in the MTU.TOCR2A register are 0 or high level when these bits are 1 while the OLSEN bit in the ALR1 register is 0 and the MTU.TOCR1A.TOCS bit is 1, or low level when the OLSG0A, OLSG0B, OLSG1A, OLSG1B, OLSG2A, and OLSG2B bits in the ALR1 register are 0 and high level when these bits are 1 while the OLSEN bit in the ALR1 register is 1) for at least one cycle of the peripheral module clock (PCLK). Pin combinations for output comparison can be selected by registers of POE.
MTIOC4A and MTIOC4C	Output	
MTIOC4B and MTIOC4D	Output	
MTIOC6B and MTIOC6D	Output	The MTU complementary PWM output pins (MTU6 and MTU7 pins) are disabled when two pins of the set simultaneously output the active level (low level when the MTUn.TOCR1B.OLSP bit is 0 or high level when the OLSP bit is 1 while the ALR2.OLSEN bit is 0 and the MTUn.TOCR1B.TOCS bit is 0, or low level when the OLS1P, OLS1N, OLS2P, OLS2N, OLS3P, and OLS3N bits in the MTUn.TOCR2B register are 0 or high level when these bits are 1 while the ALR2.OLSEN bit is 0 and the MTUn.TOCR1B.TOCS bit is 1, or low level when the OLSG4A, OLSG4B, OLSG5A, OLSG5B, OLSG6A, and OLSG6B bits in the ALR2 register is 0 or high level when these bits are 1 while the ALR2.OLSEN bit is 1) for at least one cycle of the peripheral module clock (PCLK). Pin combinations for output comparison can be selected by registers of POE.
MTIOC7A and MTIOC7C	Output	
MTIOC7B and MTIOC7D	Output	
GTIOC0A and GTIOC0B	Output	The GPTW output pins (GPTW0 to GPTW2 pins) are disabled when two pins of the set simultaneously output the active level (low level when the OLSG0A, OLSG0B, OLSG1A, OLSG1B, OLSG2A, and OLSG2B bits in the ALR3 register are 0, or high level when these bits are 1) for at least one cycle of the peripheral module clock (PCLK). Pin combinations for output comparison can be selected by registers of POE.
GTIOC1A and GTIOC1B	Output	
GTIOC2A and GTIOC2B	Output	
GTIOC4A and GTIOC4B	Output	The GPTW output pins (GPTW4 to GPTW6 pins) are disabled when two pins of the set simultaneously output the active level (low level when the OLSG0A, OLSG0B, OLSG1A, OLSG1B, OLSG2A, and OLSG2B bits in the ALR4 register are 0, or high level when these bits are 1) for at least one cycle of the peripheral module clock (PCLK). Pin combinations for output comparison can be selected by registers of POE.
GTIOC5A and GTIOC5B	Output	
GTIOC6A and GTIOC6B	Output	
GTIOC7A and GTIOC7B	Output	The GPTW output pins (GPTW7 to GPTW9 pins) are disabled when two pins of the set simultaneously output the active level (low level when the OLSG0A, OLSG0B, OLSG1A, OLSG1B, OLSG2A, and OLSG2B bits in the ALR5 register are 0, or high level when these bits are 1) for at least one cycle of the peripheral module clock (PCLK). Pin combinations for output comparison can be selected by registers of POE.
GTIOC8A and GTIOC8B	Output	
GTIOC9A and GTIOC9B	Output	

23.2 Register Descriptions

The POE registers are initialized by a reset.

23.2.1 Input Level Control/Status Register 1 (ICSR1)

Address(es): POE.ICSR1 0009 E400h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	POE0F	—	—	—	PIE1		POE0M2[3:0]			POE0M[3:0]			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	POE0M[3:0]	POE0 Mode Select	b3 b0 0 0 0 0: Accepts a request on the falling edge of POE0# pin input. 0 0 0 1: Samples the level of the POE0# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 0: Samples the level of the POE0# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE0# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE0# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE0# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE0# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than above are prohibited.	R/W*1
b7 to b4	POE0M2[3:0]	POE0 Sampling Count Select	b7 b4 0 0 0 0: 16 times 0 0 0 1: 4 times 0 0 1 0: 8 times Settings other than above are prohibited.	R/W*1
b8	PIE1	Port Interrupt Enable 1	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b11 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE0F	POE0 Flag	0: Indicates that an output disabling request has not been input to the POE0# pin. 1: Indicates that an output disabling request has been input to the POE0# pin.	R/(W) *2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR1 register selects the POE0# pin input modes, controls the enable/disable of interrupts, and indicates status.

POE0M[3:0] Bits (POE0 Mode Select)

These bits select detection mode for the POE0# pin input. Either of falling-edge detection or low-level detection can be selected.

When low-level detection is selected, a sampling interval can be specified.

POE0M2[3:0] Bits (POE0 Sampling Count Select)

These bits specify sampling count when low-level detection is selected.

When falling-edge detection is selected, setting value for these bits is ignored.

PIE1 Bit (Port Interrupt Enable 1)

This bit enables or disables interrupt requests when the POE0F flag is set to 1.

POE0F Flag (POE0 Flag)

This flag indicates that an output disabling request has been input to the POE0# pin.

[Setting condition]

- When the input set by the POE0M[3:0] and POE0M2[3:0] bits occurs at the POE0# pin

[Clearing condition]

- By writing 0 to the POE0F flag after reading POE0F = 1

When low-level sampling is set by the POE0M[3:0] bits, the high level needs to be input to the POE0# pin to write 0 to this flag.

For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.2 Input Level Control/Status Register 2 (ICSR2)

Address(es): POE.ICSR2 0009 E404h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	POE4F	—	—	—	PIE2	POE4M2[3:0]			POE4M[3:0]				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	POE4M[3:0]	POE4 Mode Select	b3 b0 0 0 0 0: Accepts a request on the falling edge of POE4# pin input. 0 0 0 1: Samples the level of the POE4# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 0: Samples the level of the POE4# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE4# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE4# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE4# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE4# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than above are prohibited.	R/W*1
b7 to b4	POE4M2[3:0]	POE4 Sampling Count Select	b7 b4 0 0 0 0: 16 times 0 0 0 1: 4 times 0 0 1 0: 8 times Settings other than above are prohibited.	R/W*1
b8	PIE2	Port Interrupt Enable 2	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b11 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE4F	POE4 Flag	0: Indicates that an output disabling request has not been input to the POE4# pin. 1: Indicates that an output disabling request has been input to the POE4# pin.	R/(W) *2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR2 register selects the POE4# pin input mode, controls the enable/disable of interrupts, and indicates status.

POE4M[3:0] Bits (POE4 Mode Select)

These bits select detection mode for the POE4# pin input. Either of falling-edge detection or low-level detection can be selected.

When low-level detection is selected, a sampling interval can be specified.

POE4M2[3:0] Bits (POE4 Sampling Count Select)

These bits specify sampling count when low-level detection is selected.

When falling-edge detection is selected, setting value for these bits is ignored.

PIE2 Bit (Port Interrupt Enable 2)

This bit enables or disables interrupt requests when the POE4F flag is set to 1.

POE4F Flag (POE4 Flag)

This flag indicates that an output disabling request has been input to the POE4# pin.

[Setting condition]

- When the input set by the POE4M[3:0] and POE4M2[3:0] bits occurs at the POE4# pin

[Clearing condition]


- By writing 0 to POE4F after reading POE4F = 1

When low-level sampling is set by the POE4M[3:0] bits, the high level needs to be input to the POE4# pin to write 0 to this flag.

For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.3 Input Level Control/Status Register 3 (ICSR3)

Address(es): POE.ICSR3 0009 E408h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	POE8M[3:0]	POE8 Mode Select	b3 b0 0 0 0 0: Accepts a request on the falling edge of POE8# pin input. 0 0 0 1: Samples the level of the POE8# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 0: Samples the level of the POE8# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE8# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE8# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE8# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE8# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than above are prohibited.	R/W*1
b7 to b4	POE8M2[3:0]	POE8 Sampling Count Select	b7 b4 0 0 0 0: 16 times 0 0 0 1: 4 times 0 0 1 0: 8 times Settings other than above are prohibited.	R/W*1
b8	PIE3	Port Interrupt Enable 3	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	POE8E	POE8 Output Disable	0: Does not disable the output by POE8# signal. 1: Disable the output by POE8# signal.	R/W*1
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE8F	POE8 Flag	0: Indicates that an output disabling request has not been input to the POE8# pin. 1: Indicates that an output disabling request has been input to the POE8# pin.	R/(W)*2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR3 register selects the POE8# pin input mode, controls the enable/disable of interrupts, and indicates status.

POE8M[3:0] Bits (POE8 Mode Select)

These bits select detection mode for the POE8# pin input. Either of falling-edge detection or low-level detection can be selected.

When low-level detection is selected, a sampling interval can be specified.

POE8M2[3:0] Bits (POE8 Sampling Count Select)

These bits specify sampling count when low-level detection is selected.

When falling-edge detection is selected, setting value for these bits is ignored.

PIE3 Bit (Port Interrupt Enable 3)

This bit enables or disables interrupt requests when the POE8F flag is set to 1.

POE8E Bit (POE8 Output Disable)

This bit specifies whether to disable the output of the corresponding pin when the POE8F flag is set to 1.

POE8F Flag (POE8 Flag)

This flag indicates that an output disabling request has been input to the POE8# pin.

[Setting condition]

- When the input set by the POE8M[3:0] and POE8M2[3:0] bits occurs at the POE8# pin

[Clearing condition]

- By writing 0 to the POE8F flag after reading POE8F = 1

When low-level sampling is set by the POE8M[3:0] bits, the high level needs to be input to the POE8# pin to write 0 to this flag.

For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.4 Input Level Control/Status Register 4 (ICSR4)

Address(es): POE.ICSR4 0009 E416h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	POE10F	—	—	POE10E	PIE4	POE10M2[3:0]			POE10M[3:0]				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	POE10M[3:0]	POE10 Mode Select	b3 b0 0 0 0 0: Accepts a request on the falling edge of POE10# pin input. 0 0 0 1: Samples the level of the POE10# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 0: Samples the level of the POE10# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE10# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE10# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE10# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE10# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than above are prohibited.	R/W*1
b7 to b4	POE10M2[3:0]	POE10 Sampling Count Select	b7 b4 0 0 0 0: 16 times 0 0 0 1: 4 times 0 0 1 0: 8 times Settings other than above are prohibited.	R/W*1
b8	PIE4	Port Interrupt Enable 4	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	POE10E	POE10 Output Disable	0: Does not disable the output by POE10# signal. 1: Disable the output by POE10# signal.	R/W*1
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE10F	POE10 Flag	0: Indicates that an output disabling request has not been input to the POE10# pin. 1: Indicates that an output disabling request has been input to the POE10# pin.	R/(W) *2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR4 register selects the POE10# pin input mode, controls the enable/disable of interrupts, and indicates status.

POE10M[3:0] Bits (POE10 Mode Select)

These bits select detection mode for the POE10# pin input. Either of falling-edge detection or low-level detection can be selected.

When low-level detection is selected, a sampling interval can be specified.

POE10M2[3:0] Bits (POE10 Sampling Count Select)

These bits specify sampling count when low-level detection is selected.

When falling-edge detection is selected, setting value for these bits is ignored.

PIE4 Bit (Port Interrupt Enable 4)

This bit enables or disables interrupt requests when the POE10F flag is set to 1.

POE10E Bit (POE10 Output Disable)

This bit specifies whether to disable the output of the corresponding pin when the POE10F flag is set to 1.

POE10F Flag (POE10 Flag)

This flag indicates that an output disabling request has been input to the POE10# pin.

[Setting condition]

- When the input set by the POE10M[3:0] and POE10M2[3:0] bits occurs at the POE10# pin

[Clearing condition]

- By writing 0 to the POE10F flag after reading POE10F = 1
When low-level sampling is set by the POE10M[3:0] bits, the high level needs to be input to the POE10# pin to write 0 to this flag.

For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.5 Input Level Control/Status Register 5 (ICSR5)

Address(es): POE.ICSR5 0009 E418h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	POE11F	—	—	POE11E	PIE5	POE11M2[3:0]			POE11M[3:0]				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	POE11M[3:0]	POE11 Mode Select	b3 b0 0 0 0 0: Accepts a request on the falling edge of POE11# pin input. 0 0 0 1: Samples the level of the POE11# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 0: Samples the level of the POE11# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE11# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE11# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE11# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE11# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than above are prohibited.	R/W*1
b7 to b4	POE11M2[3:0]	POE11 Sampling Count Select	b7 b4 0 0 0 0: 16 times 0 0 0 1: 4 times 0 0 1 0: 8 times Settings other than above are prohibited.	R/W*1
b8	PIE5	Port Interrupt Enable 5	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	POE11E	POE11 Output Disable	0: Does not disable the output by POE11# signal. 1: Disable the output by POE11# signal.	R/W*1
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE11F	POE11 Flag	0: Indicates that an output disabling request has not been input to the POE11# pin. 1: Indicates that an output disabling request has been input to the POE11# pin.	R/(W) *2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR5 register selects the POE11# pin input mode, controls the enable/disable of interrupts, and indicates status.

POE11M[3:0] Bits (POE11 Mode Select)

These bits select detection mode for the POE11# pin input. Either of falling-edge detection or low-level detection can be selected.

When low-level detection is selected, a sampling interval can be specified.

POE11M2[3:0] Bits (POE11 Sampling Count Select)

These bits specify sampling count when low-level detection is selected.

When falling-edge detection is selected, setting value for these bits is ignored.

PIE5 Bit (Port Interrupt Enable 5)

This bit enables or disables interrupt requests when the POE11F flag is set to 1.

POE11E Bit (POE11 Output Disable)

This bit specifies whether to disable the output of the corresponding pin when the POE11F flag is set to 1.

POE11F Flag (POE11 Flag)

This flag indicates that an output disabling request has been input to the POE11# pin.

[Setting condition]

- When the input set by the POE11M[3:0] and POE11M2[3:0] bits occurs at the POE11# pin

[Clearing condition]

- By writing 0 to the POE11F flag after reading POE11F = 1
When low-level sampling is set by the POE11M[3:0] bits, the high level needs to be input to the POE11# pin to write 0 to this flag.

For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.6 Input Level Control/Status Register 6 (ICSR6)

Address(es): POE.ICSR6 0009 E41Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	OSTST F	—	—	OSTST E	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b8 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b9	OSTSTE	Oscillation Stop Output Disable	0: Does not disable the output when the oscillation stop is detected. 1: Disable the output when the oscillation stop is detected.	R/W*1
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	OSTSTF	Oscillation Stop Detection Flag	0: Indicates that an output disabling request by oscillation stop has not been generated. 1: Indicates that an output disabling request by oscillation stop has been generated.	R/W*2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR6 register controls the oscillation stop output disabling and indicates status.

OSTSTE Bit (Oscillation Stop Output Disable)

This bit specifies whether to disable the output of the target pin when oscillation stop is detected.

OSTSTF Flag (Oscillation Stop Detection Flag)

This flag indicates that an output disabling request by the oscillation stop has been generated.

When the main clock oscillation stops, this flag is set to 1. To clear this flag, wait for at least 10 cycles of PCLK after this flag becomes 1 and write 0 to this flag while the OSTDSR.OSTDF flag is 0. Writing 0 to this flag while the OSTDSR.OSTDF flag is 1 cannot clear this flag. After clearing this flag, confirm that the flag has actually been modified to 0.

[Setting condition]

- When oscillation stop is detected

[Clearing condition]

- By writing 0 to the OSTSTF flag after reading OSTSTF = 1

23.2.7 Input Level Control/Status Register 7 (ICSR7)

Address(es): POE.ICSR7 0009 E420h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	POE12 F	—	—	POE12 E	PIE7	POE12M2[3:0]			POE12M[3:0]				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	POE12M[3:0]	POE12 Mode Select	b3 b0 0 0 0 0: Accepts a request on the falling edge of POE12# pin input. 0 0 0 1: Samples the level of the POE12# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 0: Samples the level of the POE12# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE12# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE12# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE12# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE12# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than above are prohibited.	R/W*1
b7 to b4	POE12M2[3:0]	POE12 Sampling Count Select	b7 b4 0 0 0 0: 16 times 0 0 0 1: 4 times 0 0 1 0: 8 times Settings other than above are prohibited.	R/W*1
b8	PIE7	Port Interrupt Enable 7	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	POE12E	POE12 Output Disable	0: Does not disable the output by POE12# signal. 1: Disable the output by POE12# signal.	R/W*1
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE12F	POE12 Flag	0: Indicates that an output disabling request has not been input to the POE12# pin. 1: Indicates that an output disabling request has been input to the POE12# pin.	R/(W) *2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR7 register selects the POE12# pin input mode, controls the enable/disable of interrupts, and indicates status.

POE12M[3:0] Bits (POE12 Mode Select)

These bits select detection mode for the POE12# pin input. Either of falling-edge detection or low-level detection can be selected.

When low-level detection is selected, a sampling interval can be specified.

POE12M2[3:0] Bits (POE12 Sampling Count Select)

These bits specify sampling count when low-level detection is selected.

When falling-edge detection is selected, setting value for these bits is ignored.

PIE7 Bit (Port Interrupt Enable 7)

This bit enables or disables interrupt requests when the POE12F flag is set to 1.

POE12E Bit (POE12 Output Disable)

This bit specifies whether to disable the output of the corresponding pin when the POE12F flag is set to 1.

POE12F Flag (POE12 Flag)

This flag indicates that an output disabling request has been input to the POE12# pin.

[Setting condition]

- When the input set by the POE12M[3:0] and POE12M2[3:0] bits occurs at the POE12# pin

[Clearing condition]

- By writing 0 to the POE12F flag after reading POE12F = 1
When low-level sampling is set by the POE12M[3:0] bits, the high level needs to be input to the POE12# pin to write 0 to this flag.

For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.8 Input Level Control/Status Register 8 (ICSR8)

Address(es): POE.ICSR8 0009 E440h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	POE9F	—	—	POE9E	PIE8	POE9M2[3:0]			POE9M[3:0]				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	POE9M[3:0]	POE9 Mode Select	b3 b0 0 0 0 0: Accepts a request on the falling edge of POE9# pin input. 0 0 0 1: Samples the level of the POE9# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 0: Samples the level of the POE9# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE9# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE9# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE9# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE9# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than above are prohibited.	R/W*1
b7 to b4	POE9M2[3:0]	POE9 Sampling Count Select	b7 b4 0 0 0 0: 16 times 0 0 0 1: 4 times 0 0 1 0: 8 times Settings other than above are prohibited.	R/W*1
b8	PIE8	Port Interrupt Enable 8	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	POE9E	POE9 Output Disable	0: Does not disable the output by POE9# signal. 1: Disable the output by POE9# signal.	R/W*1
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE9F	POE9 Flag	0: Indicates that an output disabling request has not been input to the POE9# pin. 1: Indicates that an output disabling request has been input to the POE9# pin.	R/(W) *2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR8 register selects the POE9# pin input mode, controls the enable/disable of interrupts, and indicates status.

POE9M[3:0] Bits (POE9 Mode Select)

These bits select detection mode for the POE9# pin input. Either of falling-edge detection or low-level detection can be selected.

When low-level detection is selected, a sampling interval can be specified.

POE9M2[3:0] Bits (POE9 Sampling Count Select)

These bits specify sampling count when low-level detection is selected.

When falling-edge detection is selected, setting value for these bits is ignored.

PIE8 Bit (Port Interrupt Enable 8)

This bit enables or disables interrupt requests when the POE9F flag is set to 1.

POE9E Bit (POE9 Output Disable)

This bit specifies whether to disable the output of the corresponding pin when the POE9F flag is set to 1.

POE9F Flag (POE9 Flag)

This flag indicates that an output disabling request has been input to the POE9# pin.

[Setting condition]

- When the input set by the POE9M[3:0] and POE9M2[3:0] bits occurs at the POE9# pin

[Clearing condition]

- By writing 0 to the POE9F flag after reading POE9F = 1
When low-level sampling is set by the POE9M[3:0] bits, the high level needs to be input to the POE9# pin to write 0 to this flag.
For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.9 Input Level Control/Status Register 9 (ICSR9)

Address(es): POE.ICSR9 0009 E442h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	POE13 F	—	—	POE13 E	PIE9	POE13M2[3:0]			POE13M[3:0]				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	POE13M[3:0]	POE13 Mode Select	b3 b0 0 0 0 0: Accepts a request on the falling edge of POE13# pin input. 0 0 0 1: Samples the level of the POE13# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 0: Samples the level of the POE13# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE13# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE13# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE13# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE13# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than above are prohibited.	R/W*1
b7 to b4	POE13M2[3:0]	POE13 Sampling Count Select	b7 b4 0 0 0 0: 16 times 0 0 0 1: 4 times 0 0 1 0: 8 times Settings other than above are prohibited.	R/W*1
b8	PIE9	Port Interrupt Enable 9	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	POE13E	POE13 Output Disable	0: Does not disable the output by POE13# signal. 1: Disable the output by POE13# signal.	R/W*1
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE13F	POE13 Flag	0: Indicates that an output disabling request has not been input to the POE13# pin. 1: Indicates that an output disabling request has been input to the POE13# pin.	R/(W) *2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR9 register selects the POE13# pin input mode, controls the enable/disable of interrupts, and indicates status.

POE13M[3:0] Bits (POE13 Mode Select)

These bits select detection mode for the POE13# pin input. Either of falling-edge detection or low-level detection can be selected.

When low-level detection is selected, a sampling interval can be specified.

POE13M2[3:0] Bits (POE13 Sampling Count Select)

These bits specify sampling count when low-level detection is selected.

When falling-edge detection is selected, setting value for these bits is ignored.

PIE9 Bit (Port Interrupt Enable 9)

This bit enables or disables interrupt requests when the POE13F flag is set to 1.

POE13E Bit (POE13 Output Disable)

This bit specifies whether to disable the output of the corresponding pin when the POE13F flag is set to 1.

POE13F Flag (POE13 Flag)

This flag indicates that an output disabling request has been input to the POE13# pin.

[Setting condition]

- When the input set by the POE13M[3:0] and POE13M2[3:0] bits occurs at the POE13# pin

[Clearing condition]

- By writing 0 to the POE13F flag after reading POE13F = 1
When low-level sampling is set by the POE13M[3:0] bits, the high level needs to be input to the POE13# pin to write 0 to this flag.

For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.10 Input Level Control/Status Register 10 (ICSR10)

Address(es): POE.ICSR10 0009 E444h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	POE14 F	—	—	POE14 E	PIE10	POE14M2[3:0]			POE14M[3:0]				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	POE14M[3:0]	POE14 Mode Select	b3 b0 0 0 0 0: Accepts a request on the falling edge of POE14# pin input. 0 0 0 1: Samples the level of the POE14# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 0: Samples the level of the POE14# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE14# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE14# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE14# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE14# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than above are prohibited.	R/W*1
b7 to b4	POE14M2[3:0]	POE14 Sampling Count Select	b7 b4 0 0 0 0: 16 times 0 0 0 1: 4 times 0 0 1 0: 8 times Settings other than above are prohibited.	R/W*1
b8	PIE10	Port Interrupt Enable 10	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	POE14E	POE14 Output Disable	0: Does not disable the output by POE14# signal. 1: Disable the output by POE14# signal.	R/W*1
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE14F	POE14 Flag	0: Indicates that an output disabling request has not been input to the POE14# pin. 1: Indicates that an output disabling request has been input to the POE14# pin.	R/(W) *2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR10 register selects the POE14# pin input mode, controls the enable/disable of interrupts, and indicates status.

POE14M[3:0] Bits (POE14 Mode Select)

These bits select detection mode for the POE14# pin input. Either of falling-edge detection or low-level detection can be selected.

When low-level detection is selected, a sampling interval can be specified.

POE14M2[3:0] Bits (POE14 Sampling Count Select)

These bits specify sampling count when low-level detection is selected.

When falling-edge detection is selected, setting value for these bits is ignored.

PIE10 Bit (Port Interrupt Enable 10)

This bit enables or disables interrupt requests when the POE14F flag is set to 1.

POE14E Bit (POE14 Output Disable)

This bit specifies whether to disable the output of the corresponding pin when the POE14F flag is set to 1.

POE14F Flag (POE14 Flag)

This flag indicates that an output disabling request has been input to the POE14# pin.

[Setting condition]

- When the input set by the POE14M[3:0] and POE14M2[3:0] bits occurs at the POE14# pin

[Clearing condition]

- By writing 0 to the POE14F flag after reading POE14F = 1
When low-level sampling is set by the POE14M[3:0] bits, the high level needs to be input to the POE14# pin to write 0 to this flag.

For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.11 Output Level Control/Status Register 1 (OCSR1)

Address(es): POE.OCSR1 0009 E402h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OSF1	—	—	—	—	—	OCE1	OIE1	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	OIE1	Simultaneous Conduction Interrupt Enable 1	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	OCE1	Simultaneous Conduction Output Disable 1	0: Does not disable the outputs when they simultaneously go to an active level. 1: Disable the outputs when they simultaneously go to an active level.	R/W*1
b14 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	OSF1	Simultaneous Conduction Flag 1	0: Indicates that outputs have not simultaneously become an active level. 1: Indicates that outputs have simultaneously become an active level.	R/(W) *2

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The OCSR1 register enables/disables comparison of output levels, enables/disables a simultaneous conduction interrupt, and indicates the status for the MTU3 and MTU4 pins.

OIE1 Bit (Simultaneous Conduction Interrupt Enable 1)

This bit enables or disables interrupt requests when the OSF1 flag is set to 1.

OCE1 Bit (Simultaneous Conduction Output Disable 1)

This bit specifies whether to disable the output of the corresponding pin when the OSF1 flag is set to 1.

OSF1 Flag (Simultaneous Conduction Flag 1)

This flag indicates that at least one of the three pairs of two-phase output pins for MTU complementary PWM output (MTU3 and MTU4) has simultaneously become at the active level. If the output disabling control for the corresponding pins is not enabled, this flag does not become 1.

For setting the active level, refer to section 23.2.16, Active Level Setting Register 1 (ALR1).

[Setting condition]

- When the MTIOC3B and MTIOC3D pins simultaneously go to the active level*1 for at least one cycle of PCLK while the value of the POECSR2.MTU3BDZE bit, or either or both of the PMMCR1.MTU3BME and PMMCR1.MTU3DME bits, is 1.
- When the MTIOC4A and MTIOC4C pins simultaneously go to the active level*1 for at least one cycle of PCLK while the value of the POECSR2.MTU4ACZE bit, or either or both of the PMMCR1.MTU4AME and PMMCR1.MTU4CME bits, is 1.
- When the MTIOC4B and MTIOC4D pins simultaneously go to the active level*1 for at least one cycle of PCLK while the value of the POECSR2.MTU4BDZE bit, or either or both of the PMMCR1.MTU4BME and PMMCR1.MTU4DME bits, is 1.

Note 1. The setting condition is judged only by the level of the pin regardless the setting of the MPC.PmnPFS register.

[Clearing condition]

- By writing 0 to the OSF1 flag after reading OSF1 = 1

To write 0 to this flag, the inactive level needs to be output of MTU complementary PWM output pins. For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.12 Output Level Control/Status Register 2 (OCSR2)

Address(es): POE.OCSR2 0009 E406h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OSF2	—	—	—	—	—	OCE2	OIE2	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	OIE2	Simultaneous Conduction Interrupt Enable 2	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	OCE2	Simultaneous Conduction Output Disable 2	0: Does not disable the outputs when they simultaneously go to an active level. 1: Disable the outputs when they simultaneously go to an active level.	R/W*1
b14 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	OSF2	Simultaneous Conduction Flag 2	0: Indicates that outputs have not simultaneously become an active level. 1: Indicates that outputs have simultaneously become an active level.	R/(W) *2

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The OCSR2 register enables/disables comparison of output levels, enables/disables a simultaneous conduction interrupt, and indicates the status for the MTU6 and MTU7 pins.

OIE2 Bit (Simultaneous Conduction Interrupt Enable 2)

This bit enables or disables interrupt requests when the OSF2 flag is set to 1.

OCE2 Bit (Simultaneous Conduction Output Disable 2)

This bit specifies whether to disable the output of the corresponding pin when the OSF2 flag is set to 1.

OSF2 Flag (Simultaneous Conduction Flag 2)

This flag indicates that at least one of the three pairs of two-phase output pins for MTU complementary PWM output (MTU6 and MTU7) has simultaneously become at the active level. If the output disabling control for the corresponding pins is not enabled, this flag does not become 1.

For setting the active level, refer to section 23.2.17, Active Level Setting Register 2 (ALR2).

[Setting condition]

- When the MTIOC6B and MTIOC6D pins simultaneously go to the active level*1 for at least one cycle of PCLK while the value of the POECSR2.MTU6BDZE bit, or either or both of the PMMCR1.MTU6BME and PMMCR1.MTU6DME bits, is 1.
- When the MTIOC7A and MTIOC7C pins simultaneously go to the active level*1 for at least one cycle of PCLK

while the value of the POE3B.MTU7ACZE bit, or either or both of the PMMCR1.MTU7AME and PMMCR1.MTU7CME bits, is 1.

- When the MTIOC7B and MTIOC7D pins simultaneously go to the active level*1 for at least one cycle of PCLK while the value of the POE3B.MTU7BDZE bit, or either or both of the PMMCR1.MTU7BME and PMMCR1.MTU7DME bits, is 1.

Note 1. The setting condition is judged only by the level of the pin regardless the setting of the MPC.PmnPFS register.

[Clearing condition]

- By writing 0 to the OSF2 flag after reading OSF2 = 1

To write 0 to this flag, the inactive level needs to be output of MTU complementary PWM output pins. For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.13 Output Level Control/Status Register 3 (OCSR3)

Address(es): POE.OCSR3 0009 E42Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OSF3	—	—	—	—	—	OCE3	OIE3	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	OIE3	Simultaneous Conduction Interrupt Enable 3	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	OCE3	Simultaneous Conduction Output Disable 3	0: Does not disable the outputs when they simultaneously go to an active level. 1: Disable the outputs when they simultaneously go to an active level.	R/W*1
b14 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	OSF3	Simultaneous Conduction Flag 3	0: Indicates that outputs have not simultaneously become an active level. 1: Indicates that outputs have simultaneously become an active level.	R/(W) *2

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The OCSR3 register enables/disables comparison of output levels, enables/disables a simultaneous conduction interrupt, and indicates the status for the GPTW0 to GPTW2 pins.

OIE3 Bit (Simultaneous Conduction Interrupt Enable 3)

This bit enables or disables interrupt requests when the OSF3 flag is set to 1.

OCE3 Bit (Simultaneous Conduction Output Disable 3)

This bit specifies whether to disable the output of the corresponding pin when the OSF3 flag is set to 1.

OSF3 Flag (Simultaneous Conduction Flag 3)

This flag indicates that at least one of the three pairs of two-phase output pins for GPTW output (GPTW0 to GPTW2)

has simultaneously become at the active level. If the output disabling control for the corresponding pins is not enabled, this flag does not become 1.

For setting the active level, refer to section 23.2.18, Active Level Setting Register 3 (ALR3).

[Setting condition]

- When the GTIOC0A and GTIOC0B pins simultaneously go to the active level*¹ for at least one cycle of PCLK while the value of the POE3R3.GPT0ABZE bit, or either or both of the PMMCR2.GPT0AME and PMMCR2.GPT0BME bits, is 1.
- When the GTIOC1A and GTIOC1B pins simultaneously go to the active level*¹ for at least one cycle of PCLK while the value of the POE3R3.GPT1ABZE bit, or either or both of the PMMCR2.GPT1AME and PMMCR2.GPT1BME bits, is 1.
- When the GTIOC2A and GTIOC2B pins simultaneously go to the active level*¹ for at least one cycle of PCLK while the value of the POE3R3.GPT2ABZE bit, or either or both of the PMMCR2.GPT2AME and PMMCR2.GPT2BME bits, is 1.

Note 1. The setting condition is judged only by the level of the pin regardless the setting of the MPC.PmnPFS register.

[Clearing condition]

- By writing 0 to the OSF3 flag after reading OSF3 = 1

To write 0 to this flag, the inactive level needs to be output of GPTW output pins. For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.14 Output Level Control/Status Register 4 (OCSR4)

Address(es): POE.OCSR4 0009 E446h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OSF4	—	—	—	—	—	OCE4	OIE4	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	OIE4	Simultaneous Conduction Interrupt Enable 4	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	OCE4	Simultaneous Conduction Output Disable 4	0: Does not disable the outputs when they simultaneously go to an active level. 1: Disable the outputs when they simultaneously go to an active level.	R/W* ¹
b14 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	OSF4	Simultaneous Conduction Flag 4	0: Indicates that outputs have not simultaneously become an active level. 1: Indicates that outputs have simultaneously become an active level.	R/(W) * ²

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The OCSR4 register enables/disables comparison of output levels, enables/disables a simultaneous conduction interrupt, and indicates the status for the GPTW4 to GPTW6 pins.

OIE4 Bit (Simultaneous Conduction Interrupt Enable 4)

This bit enables or disables interrupt requests when the OSF4 flag is set to 1.

OCE4 Bit (Simultaneous Conduction Output Disable 4)

This bit specifies whether to disable the output of the corresponding pin when the OSF4 flag is set to 1.

OSF4 Flag (Simultaneous Conduction Flag 4)

This flag indicates that at least one of the three pairs of two-phase output pins for GPTW output (GPTW4 to GPTW6) has simultaneously become at the active level. If the output disabling control for the corresponding pins is not enabled, this flag does not become 1.

For setting the active level, refer to section 23.2.19, Active Level Setting Register 4 (ALR4).

[Setting condition]

- When the GTIOC4A and GTIOC4B pins simultaneously go to the active level*¹ for at least one cycle of PCLK while the value of the POE3R3.GPT4ABZE bit, or either or both of the PMMCR2.GPT4AME and PMMCR2.GPT4BME bits, is 1.
- When the GTIOC5A and GTIOC5B pins simultaneously go to the active level*¹ for at least one cycle of PCLK while the value of the POE3R3.GPT5ABZE bit, or either or both of the PMMCR2.GPT5AME and PMMCR2.GPT5BME bits, is 1.
- When the GTIOC6A and GTIOC6B pins simultaneously go to the active level*¹ for at least one cycle of PCLK while the value of the POE3R3.GPT6ABZE bit, or either or both of the PMMCR2.GPT6AME and PMMCR2.GPT6BME bits, is 1.

Note 1. The setting condition is judged only by the level of the pin regardless the setting of the MPC.PmnPFS register.

[Clearing condition]

- By writing 0 to the OSF4 flag after reading OSF4 = 1

To write 0 to this flag, the inactive level needs to be output of GPTW output pins. For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.15 Output Level Control/Status Register 5 (OCSR5)

Address(es): POE.OCSR5 0009 E448h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OSF5	—	—	—	—	—	OCE5	OIE5	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	OIE5	Simultaneous Conduction Interrupt Enable 5	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	OCE5	Simultaneous Conduction Output Disable 5	0: Does not disable the outputs when they simultaneously go to an active level. 1: Disable the outputs when they simultaneously go to an active level.	R/W*1
b14 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	OSF5	Simultaneous Conduction Flag 5	0: Indicates that outputs have not simultaneously become an active level. 1: Indicates that outputs have simultaneously become an active level.	R/(W) *2

Note 1. Can be modified only once after a reset.

Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The OCSR5 register enables/disables comparison of output levels, enables/disables a simultaneous conduction interrupt, and indicates the status for the GPTW7 to GPTW9 pins.

OIE5 Bit (Simultaneous Conduction Interrupt Enable 5)

This bit enables or disables interrupt requests when the OSF5 flag is set to 1.

OCE5 Bit (Simultaneous Conduction Output Disable 5)

This bit specifies whether to disable the output of the corresponding pin when the OSF5 flag is set to 1.

OSF5 Flag (Simultaneous Conduction Flag 5)

This flag indicates that at least one of the three pairs of two-phase output pins for GPTW output (GPTW7 to GPTW9) has simultaneously become at the active level. If the output disabling control for the corresponding pins is not enabled, this flag does not become 1.

For setting the active level, refer to section 23.2.20, Active Level Setting Register 5 (ALR5).

[Setting condition]

- When the GTIOC7A and GTIOC7B pins simultaneously go to the active level*1 for at least one cycle of PCLK while the value of the POE3R3.GPT7ABZE bit, or either or both of the PMMCR2.GPT7AME and PMMCR2.GPT7BME bits, is 1.
- When the GTIOC8A and GTIOC8B pins simultaneously go to the active level*1 for at least one cycle of PCLK while the value of the POE3R3.GPT8ABZE bit, or either or both of the PMMCR3.GPT8AME and PMMCR3.GPT8BME bits, is 1.
- When the GTIOC9A and GTIOC9B pins simultaneously go to the active level*1 for at least one cycle of PCLK while the value of the POE3R3.GPT9ABZE bit, or either or both of the PMMCR3.GPT9AME and PMMCR3.GPT9BME bits, is 1.

Note 1. The setting condition is judged only by the level of the pin regardless the setting of the MPC.PmnPFS register.

[Clearing condition]

- By writing 0 to the OSF5 flag after reading OSF5 = 1

To write 0 to this flag, the inactive level needs to be output of GPTW output pins. For details, refer to section 23.3.9, Recover from Output Disabled State.

23.2.16 Active Level Setting Register 1 (ALR1)

Address(es): POE.AL1 0009 E41Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	OLSEN	—	OLSG2 B	OLSG2 A	OLSG1 B	OLSG1 A	OLSG0 B	OLSG0 A
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OLSG0A	MTIOC3B Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b1	OLSG0B	MTIOC3D Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b2	OLSG1A	MTIOC4A Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b3	OLSG1B	MTIOC4C Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b4	OLSG2A	MTIOC4B Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b5	OLSG2B	MTIOC4D Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	OLSEN	Active Level Setting Enable	0: Disabled 1: Enabled	R/W ^{*1}
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The ALR1 register specifies active levels for when detecting a simultaneous conduction for the MTU3 and MTU4 pins by the OCSR1 register.

OLSG0A Bit (MTIOC3B Pin Active Level Setting)

This bit sets the active level of the MTIOC3B output. Specifically, setting the OLSG0A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG0B Bit (MTIOC3D Pin Active Level Setting)

This bit sets the active level of the MTIOC3D output. Specifically, setting the OLSG0B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG1A Bit (MTIOC4A Pin Active Level Setting)

This bit sets the active level of the MTIOC4A output. Specifically, setting the OLSG1A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG1B Bit (MTIOC4C Pin Active Level Setting)

This bit sets the active level of the MTIOC4C output. Specifically, setting the OLSG1B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG2A Bit (MTIOC4B Pin Active Level Setting)

This bit sets the active level of the MTIOC4B output. Specifically, setting the OLSG2A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG2B Bit (MTIOC4D Pin Active Level Setting)

This bit sets the active level of the MTIOC4D output. Specifically, setting the OLSG2B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSEN Bit (Active Level Setting Enable)

This bit determines enabling/disabling the active level setting by the OLSG_{nm} bit (n = 0 to 2; m = A, B). When the OLSEN bit is 0, the OLSG_{nm} bit setting becomes disabled, and the active level for outputs of the MTU3 and MTU4 pins follows the settings for the MTU.TOCR1A and MTU.TOCR2A registers. When the OLSEN bit is 1, the active level for outputs of the MTU3 and MTU4 pins follows the OLSG_{nm} bit setting.

23.2.17 Active Level Setting Register 2 (ALR2)

Address(es): POE.AL2 0009 E41Eh

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	—	OLSEN	—	OLSG6 B	OLSG6 A	OLSG5 B	OLSG5 A	OLSG4 B	OLSG4 A
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	OLSG4A	MTIOC6B Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b1	OLSG4B	MTIOC6D Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b2	OLSG5A	MTIOC7A Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b3	OLSG5B	MTIOC7C Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b4	OLSG6A	MTIOC7B Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b5	OLSG6B	MTIOC7D Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	OLSEN	Active Level Setting Enable	0: Disabled 1: Enabled	R/W ^{*1}
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The ALR2 register specifies active levels for when detecting a simultaneous conduction for the MTU6 and MTU7 pins by the OCSR2 register.

OLSG4A Bit (MTIOC6B Pin Active Level Setting)

This bit sets the active level of the MTIOC6B output. Specifically, setting the OLSG4A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG4B Bit (MTIOC6D Pin Active Level Setting)

This bit sets the active level of the MTIOC6D output. Specifically, setting the OLSG4B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG5A Bit (MTIOC7A Pin Active Level Setting)

This bit sets the active level of the MTIOC7A output. Specifically, setting the OLSG5A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG5B Bit (MTIOC7C Pin Active Level Setting)

This bit sets the active level of the MTIOC7C output. Specifically, setting the OLSG5B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG6A Bit (MTIOC7B Pin Active Level Setting)

This bit sets the active level of the MTIOC7B output. Specifically, setting the OLSG6A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG6B Bit (MTIOC7D Pin Active Level Setting)

This bit sets the active level of the MTIOC7D output. Specifically, setting the OLSG6B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSEN Bit (Active Level Setting Enable)

This bit determines enabling/disabling the active level setting by the OLSGnm bit ($n = 4$ to 6 ; $m = A, B$). When the OLSEN bit is 0, the OLSGnm bit setting becomes disabled, and the active level for outputs of the MTU6 and MTU7 pins follows the settings for the MTU.TOCR1B and MTU.TOCR2B registers. When the OLSEN bit is 1, the active level for outputs of the MTU6 and MTU7 pins follows the OLSGnm bit setting.

23.2.18 Active Level Setting Register 3 (ALR3)

Address(es): POE.AL3 0009 E42Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	OLSEN	—	OLSG2B	OLSG2A	OLSG1B	OLSG1A	OLSG0B	OLSG0A
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OLSG0A	GTIOC0A Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b1	OLSG0B	GTIOC0B Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b2	OLSG1A	GTIOC1A Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b3	OLSG1B	GTIOC1B Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b4	OLSG2A	GTIOC2A Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b5	OLSG2B	GTIOC2B Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	OLSEN	Active Level Setting Enable	0: Disabled 1: Enabled	R/W ^{*1}
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The ALR3 register specifies active levels for when detecting a simultaneous conduction for the GPTW0 to GPTW2 pins by the OCSR3 register.

OLSG0A Bit (GTIOC0A Pin Active Level Setting)

This bit sets the active level of the GTIOC0A output. Specifically, setting the OLSG0A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG0B Bit (GTIOC0B Pin Active Level Setting)

This bit sets the active level of the GTIOC0B output. Specifically, setting the OLSG0B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG1A Bit (GTIOC1A Pin Active Level Setting)

This bit sets the active level of the GTIOC1A output. Specifically, setting the OLSG1A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG1B Bit (GTIOC1B Pin Active Level Setting)

This bit sets the active level of the GTIOC1B output. Specifically, setting the OLSG1B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG2A Bit (GTIOC2A Pin Active Level Setting)

This bit sets the active level of the GTIOC2A output. Specifically, setting the OLSG2A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG2B Bit (GTIOC2B Pin Active Level Setting)

This bit sets the active level of the GTIOC2B output. Specifically, setting the OLSG2B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSEN Bit (Active Level Setting Enable)

This bit determines enabling/disabling the active level setting by the OLSG_nm bit (n = 0 to 2; m = A, B). When the OLSEN bit is 0, the OLSG_nm bit setting becomes disabled.

The active level for the GPTW output can be specified only when the OLSEN bit is 1. When detecting a simultaneous conduction for the GPTW, set the OLSEN bit to 1, and specify the active level for the GPTW output by the OLSG_nm bit.

23.2.19 Active Level Setting Register 4 (ALR4)

Address(es): POE.AL4 0009 E44Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	OLSEN	—	OLSG2 B	OLSG2 A	OLSG1 B	OLSG1 A	OLSG0 B	OLSG0 A
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OLSG0A	GTIOC4A Pin Active Level Setting	0: Active low 1: Active high	R/W ¹
b1	OLSG0B	GTIOC4B Pin Active Level Setting	0: Active low 1: Active high	R/W ¹
b2	OLSG1A	GTIOC5A Pin Active Level Setting	0: Active low 1: Active high	R/W ¹
b3	OLSG1B	GTIOC5B Pin Active Level Setting	0: Active low 1: Active high	R/W ¹
b4	OLSG2A	GTIOC6A Pin Active Level Setting	0: Active low 1: Active high	R/W ¹
b5	OLSG2B	GTIOC6B Pin Active Level Setting	0: Active low 1: Active high	R/W ¹
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	OLSEN	Active Level Setting Enable	0: Disabled 1: Enabled	R/W ¹
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The ALR4 register specifies active levels for when detecting a simultaneous conduction for the GPTW4 to GPTW6 pins by the OCSR4 register.

OLSG0A Bit (GTIOC4A Pin Active Level Setting)

This bit sets the active level of the GTIOC4A output. Specifically, setting the OLSG0A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG0B Bit (GTIOC4B Pin Active Level Setting)

This bit sets the active level of the GTIOC4B output. Specifically, setting the OLSG0B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG1A Bit (GTIOC5A Pin Active Level Setting)

This bit sets the active level of the GTIOC5A output. Specifically, setting the OLSG1A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG1B Bit (GTIOC5B Pin Active Level Setting)

This bit sets the active level of the GTIOC5B output. Specifically, setting the OLSG1B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG2A Bit (GTIOC6A Pin Active Level Setting)

This bit sets the active level of the GTIOC6A output. Specifically, setting the OLSG2A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG2B Bit (GTIOC6B Pin Active Level Setting)

This bit sets the active level of the GTIOC6B output. Specifically, setting the OLSG2B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSEN Bit (Active Level Setting Enable)

This bit determines enabling/disabling the active level setting by the OLSG_nm bit (n = 0 to 2; m = A, B). When the OLSSEN bit is 0, the OLSG_nm bit setting becomes disabled.

The active level for the GPTW output can be specified only when the OLSSEN bit is 1. When detecting a simultaneous conduction for the GPTW, set the OLSSEN bit to 1, and specify the active level for the GPTW output by the OLSG_nm bit.

23.2.20 Active Level Setting Register 5 (ALR5)

Address(es): POE.AL5 0009 E44Ch

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	—	OLSEN	—	OLSG2B	OLSG2A	OLSG1B	OLSG1A	OLSG0B	OLSG0A
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b0	OLSG0A	GTIOC7A Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b1	OLSG0B	GTIOC7B Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b2	OLSG1A	GTIOC8A Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b3	OLSG1B	GTIOC8B Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b4	OLSG2A	GTIOC9A Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b5	OLSG2B	GTIOC9B Pin Active Level Setting	0: Active low 1: Active high	R/W ^{*1}
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	OLSEN	Active Level Setting Enable	0: Disabled 1: Enabled	R/W ^{*1}
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The ALR5 register specifies active levels for when detecting a simultaneous conduction for the GPTW7 to GPTW9 pins by the OCSR5 register.

OLSG0A Bit (GTIOC7A Pin Active Level Setting)

This bit sets the active level of the GTIOC7A output. Specifically, setting the OLSG0A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG0B Bit (GTIOC7B Pin Active Level Setting)

This bit sets the active level of the GTIOC7B output. Specifically, setting the OLSG0B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG1A Bit (GTIOC8A Pin Active Level Setting)

This bit sets the active level of the GTIOC8A output. Specifically, setting the OLSG1A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG1B Bit (GTIOC8B Pin Active Level Setting)

This bit sets the active level of the GTIOC8B output. Specifically, setting the OLSG1B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG2A Bit (GTIOC9A Pin Active Level Setting)

This bit sets the active level of the GTIOC9A output. Specifically, setting the OLSG2A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG2B Bit (GTIOC9B Pin Active Level Setting)

This bit sets the active level of the GTIOC9B output. Specifically, setting the OLSG2B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSEN Bit (Active Level Setting Enable)

This bit determines enabling/disabling the active level setting by the OLSGnm bit (n = 0 to 2; m = A, B). When the OLSEN bit is 0, the OLSGnm bit setting becomes disabled.

The active level for the GPTW output can be specified only when the OLSEN bit is 1. When detecting a simultaneous conduction for the GPTW, set the OLSEN bit to 1, and specify the active level for the GPTW output by the OLSGnm bit.

23.2.21 Software Port Output Enable Register (SPOER)

Address(es): POE.SPOER 0009 E42Eh

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	GPT79 HIZ	GPT46 HIZ	GPT02 HIZ	—	MTUC H9HIZ	—	GPT23 HIZ	GPT01 HIZ	MTUC H0HIZ	MTUC H67HIZ	MTUC H34HIZ
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MTUCH34HIZ	MTU3 and MTU4 Pin Output Disable	0: Does not disable the outputs 1: Disable the outputs.	R/W
b1	MTUCH67HIZ	MTU6 and MTU7 Pin Output Disable	0: Does not disable the outputs 1: Disable the outputs.	R/W
b2	MTUCH0HIZ	MTU0 Pin Output Disable	0: Does not disable the outputs 1: Disable the outputs.	R/W
b3	GPT01HIZ	GPTW0 and GPTW1 Pin Output Disable	0: Does not disable the outputs 1: Disable the outputs.	R/W
b4	GPT23HIZ	GPTW2 and GPTW3 Pin Output Disable	0: Does not disable the outputs 1: Disable the outputs.	R/W
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	MTUCH9HIZ	MTU9 Pin Output Disable	0: Does not disable the outputs 1: Disable the outputs.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	GPT02HIZ	GPTW0 to GPTW2 Pin Output Disable	0: Does not disable the outputs 1: Disable the outputs.	R/W
b9	GPT46HIZ	GPTW4 to GPTW6 Pin Output Disable	0: Does not disable the outputs 1: Disable the outputs.	R/W
b10	GPT79HIZ	GPTW7 to GPTW9 Pin Output Disable	0: Does not disable the outputs 1: Disable the outputs.	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The SPOER register is used to disable the outputs of the corresponding pins.

MTUCH34HIZ Bit (MTU3 and MTU4 Pin Output Disable)

This bit specifies whether to disable the outputs of the MTU complementary PWM output pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D). To set this bit to 0, confirm that the bit is 1 and then write 0 to the bit.

MTUCH67HIZ Bit (MTU6 and MTU7 Pin Output Disable)

This bit specifies whether to disable the outputs of the MTU complementary PWM output pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D). To set this bit to 0, confirm that the bit is 1 and then write 0 to the bit.

MTUCH0HIZ Bit (MTU0 Pin Output Disable)

This bit specifies whether to disable the outputs of the MTU0 pins. To set this bit to 0, confirm that the bit is 1 and then write 0 to the bit.

GPT01HIZ Bit (GPTW0 and GPTW1 Pin Output Disable)

This bit specifies whether to disable the outputs of the GPTW0 and GPTW1 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B). To set this bit to 0, confirm that the bit is 1 and then write 0 to the bit.

GPT23HIZ Bit (GPTW2 and GPTW3 Pin Output Disable)

This bit specifies whether to disable the outputs of the GPTW2 and GPTW3 pins (GTIOC2A, GTIOC2B, GTIOC3A, GTIOC3B). To set this bit to 0, confirm that the bit is 1 and then write 0 to the bit.

MTUCH9HIZ Bit (MTU9 Pin Output Disable)

This bit specifies whether to disable the outputs of the MTU9 pins. To set this bit to 0, confirm that the bit is 1 and then write 0 to the bit.

GPT02HIZ Bit (GPTW0 to GPTW2 Pin Output Disable)

This bit specifies whether to disable the outputs of the GPTW0 to GPTW2 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B, GTIOC2A, GTIOC2B). To set this bit to 0, confirm that the bit is 1 and then write 0 to the bit.

GPT46HIZ Bit (GPTW4 to GPTW6 Pin Output Disable)

This bit specifies whether to disable the outputs of the GPTW4 to GPTW6 pins (GTIOC4A, GTIOC4B, GTIOC5A, GTIOC5B, GTIOC6A, GTIOC6B). To set this bit to 0, confirm that the bit is 1 and then write 0 to the bit.

GPT79HIZ Bit (GPTW7 to GPTW9 Pin Output Disable)

This bit specifies whether to disable the outputs of the GPTW7 to GPTW9 pins (GTIOC7A, GTIOC7B, GTIOC8A, GTIOC8B, GTIOC9A, GTIOC9B). To set this bit to 0, confirm that the bit is 1 and then write 0 to the bit.

23.2.22 Port Output Enable Control Register 1 (POECR1)

Address(es): POE.POECR1 0009 E40Bh

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	MTU0DZE	MTU0CZE	MTU0BZE	MTU0AZE
Value after reset:	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MTU0AZE	MTIOC0A Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b1	MTU0BZE	MTIOC0B Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b2	MTU0CZE	MTIOC0C Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b3	MTU0DZE	MTIOC0D Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR1 register controls high-impedance state of the MTU0 pins.

MTU0AZE Bit (MTIOC0A Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC0A output to the high-impedance state when any of the SPOER.MTUCH0HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag (n = 1 to 5, 7 to 10; m = 0, 4, 8, 10, 11, 12, 9, 13, 14) additionally selected in the POECR5 register, or the POECMPFR.CjFLAG flag (j = 0 to 5), is set to 1.

Set the PMMCR0.MTU0AME bit to 0 when setting this bit to 1.

MTU0BZE Bit (MTIOC0B Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC0B output to the high-impedance state when any of the SPOER.MTUCH0HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR5 register, or the POECMPFR.CjFLAG flag, is set to 1.

Set the PMMCR0.MTU0BME bit to 0 when setting this bit to 1.

MTU0CZE Bit (MTIOC0C Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC0C output to the high-impedance state when any of the SPOER.MTUCH0HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR5 register, or the POECMPFR.CjFLAG flag, is set to 1.

Set the PMMCR0.MTU0CME bit to 0 when setting this bit to 1.

MTU0DZE Bit (MTIOC0D Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC0D output to the high-impedance state when any of the SPOER.MTUCH0HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR5 register, or the POECMPFR.CjFLAG flag, is set to 1.

Set the PMMCR0.MTU0DME bit to 0 when setting this bit to 1.

23.2.23 Port Output Enable Control Register 2 (POECR2)

Address(es): POE.POECR2 0009 E40Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	MTU3B DZE	MTU4A CZE	MTU4B DZE	—	—	—	—	—	MTU6B DZE	MTU7A CZE	MTU7B DZE
Value after reset:	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	MTU7BDZE	MTIOC7B/MTIOC7D Pin High-Impedance Enable*2	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b1	MTU7ACZE	MTIOC7A/MTIOC7C Pin High-Impedance Enable*2	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b2	MTU6BDZE	MTIOC6B/MTIOC6D Pin High-Impedance Enable*2	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	MTU4BDZE	MTIOC4B/MTIOC4D Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b9	MTU4ACZE	MTIOC4A/MTIOC4C Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b10	MTU3BDZE	MTIOC3B/MTIOC3D Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

Note 2. Set this bit to 0 when MTU6 or MTU7 is not used.

The POECR2 register controls high-impedance state of the MTU complementary PWM output pins (MTU3, and MTU4, MTU6, and MTU7 pins).

MTU7BDZE Bit (MTIOC7B/MTIOC7D Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC7B output and MTIOC7D output to the high-impedance state when at least one of the OCSR2.OSF2 flag (when the OCSR2.OCE2 bit is 1), the SPOER.MTUCH67HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag (n = 1 to 5, 7 to 10; m = 0, 4, 8, 10, 11, 12, 9, 13, 14) additionally selected in the POECR4B register, or the POECMPFR.CjFLAG flag (j = 0 to 5) is set to 1. Set the PMMCR1.MTU7BME and PMMCR1.MTU7DME bits to 0 when setting this bit to 1.

MTU7ACZE Bit (MTIOC7A/MTIOC7C Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC7A output and MTIOC7C output to the high-impedance state when at least one of the OCSR2.OSF2 flag (when the OCSR2.OCE2 bit is 1), the SPOER.MTUCH67HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR4B register, or the POECMPFR.CjFLAG flag is set to 1. Set the PMMCR1.MTU7AME and PMMCR1.MTU7CME bits to 0 when setting this bit to 1.

MTU6BDZE Bit (MTIOC6B/MTIOC6D Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC6B output and MTIOC6D output to the high-impedance state when at least one of the OCSR2.OSF2 flag (when the OCSR2.OCE2 bit is 1), the SPOER.MTUCH67HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR4B register, or the POECMPFR.CjFLAG flag is set to 1. Set the PMMCR1.MTU6BME and PMMCR1.MTU6DME bits to 0 when setting this bit to 1.

MTU4BDZE Bit (MTIOC4B/MTIOC4D Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC4B output and MTIOC4D output to the high-impedance state when at least one of the OCSR1.OSF1 flag (when the OCSR1.OCE1 bit is 1), the SPOER.MTUCH34HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POECR4 register, or the POECMPFR.CjFLAG flag is set to 1.

Set the PMMCR1.MTU4BME and PMMCR1.MTU4DME bits to 0 when setting this bit to 1.

MTU4ACZE Bit (MTIOC4A/MTIOC4C Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC4A output and MTIOC4C output to the high-impedance state when at least one of the OCSR1.OSF1 flag (when the OCSR1.OCE1 bit is 1), the SPOER.MTUCH34HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POECR4 register, or the POECMPFR.CjFLAG flag is set to 1.

Set the PMMCR1.MTU4AME and PMMCR1.MTU4CME bits to 0 when setting this bit to 1.

MTU3BDZE Bit (MTIOC3B/MTIOC3D Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC3B output and MTIOC3D output to the high-impedance state when at least one of the OCSR1.OSF1 flag (when the OCSR1.OCE1 bit is 1), the SPOER.MTUCH34HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POECR4 register, or the POECMPFR.CjFLAG flag is set to 1.

Set the PMMCR1.MTU3BME and PMMCR1.MTU3DME bits to 0 when setting this bit to 1.

23.2.24 Port Output Enable Control Register 3 (POECR3)

Address(es): POE.POECR3 0009 E40Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	GPT9A BZE	GPT8A BZE	GPT7A BZE	GPT6A BZE	GPT5A BZE	GPT4A BZE	GPT3A BZE	GPT2A BZE	GPT1A BZE	GPT0A BZE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	GPT0ABZE	GTIOC0A/GTIOC0B Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b1	GPT1ABZE	GTIOC1A/GTIOC1B Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b2	GPT2ABZE	GTIOC2A/GTIOC2B Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b3	GPT3ABZE	GTIOC3A/GTIOC3B Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b4	GPT4ABZE	GTIOC4A/GTIOC4B Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b5	GPT5ABZE	GTIOC5A/GTIOC5B Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b6	GPT6ABZE	GTIOC6A/GTIOC6B Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b7	GPT7ABZE	GTIOC7A/GTIOC7B Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b8	GPT8ABZE	GTIOC8A/GTIOC8B Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b9	GPT9ABZE	GTIOC9A/GTIOC9B Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR3 register controls high-impedance state of the GPTW pins (GPTW0 to GPTW9).

GPT0ABZE Bit (GTIOC0A/GTIOC0B Pin High-Impedance Enable)

This bit determines whether to switch the GTIOC0A and GTIOC0B outputs to the high-impedance state when at least one of the followings is set to 1: the OCSR3.OSF3 flag (when the OCSR3.OCE3 bit is 1), the SPOER.GPT01HIZ bit, the SPOER.GPT02HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit = 1), the ICSRn.POE_mF flag (n = 1 to 5, 7 to 10; m = 0, 4, 8, 10, 11, 12, 9, 13, 14) additionally selected in the POECR6 register, POECMPFR.CjFLAG flag (j = 0 to 5), the ICSRn.POE_mF flag additionally selected in the POECR9 register, and the POECMPFR.CjFLAG flag.

Set the PMMCR2.GPT0AME and PMMCR2.GPT0BME bits to 0 when setting this bit to 1.

GPT1ABZE Bit (GTIOC1A/GTIOC1B Pin High-Impedance Enable)

This bit determines whether to switch the GTIOC1A and GTIOC1B outputs to the high-impedance state when at least one of the followings is set to 1: the OCSR3.OSF3 flag (when the OCSR3.OCE3 bit is 1), the SPOER.GPT01HIZ bit, the SPOER.GPT02HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit = 1), the ICSRn.POE_mF flag additionally selected in the POECR6 register, POECMPFR.CjFLAG flag, the ICSRn.POE_mF flag additionally selected in the POECR9 register, and the POECMPFR.CjFLAG flag.

Set the PMMCR2.GPT1AME and PMMCR2.GPT1BME bits to 0 when setting this bit to 1.

GPT2ABZE Bit (GTIOC2A/GTIOC2B Pin High-Impedance Enable)

This bit determines whether to switch the GTIOC2A and GTIOC2B outputs to the high-impedance state when at least one of the followings is set to 1: the OCSR3.OSF3 flag (when the OCSR3.OCE3 bit is 1), the SPOER.GPT23HIZ bit, the SPOER.GPT02HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit = 1), the ICSRn.POEEmF flag additionally selected in the POECR6B register, POECMPFR.CjFLAG flag, the ICSRn.POEEmF flag additionally selected in the POECR9 register, and the POECMPFR.CjFLAG flag.

Set the PMMCR2.GPT2AME and PMMCR2.GPT2BME bits to 0 when setting this bit to 1.

GPT3ABZE Bit (GTIOC3A/GTIOC3B Pin High-Impedance Enable)

This bit specifies whether to switch the GTIOC3A output and GTIOC3B output to the high-impedance state when at least one of the SPOER.GPT23HIZ bit, ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEEmF flag additionally selected in the POECR6B register, or POECMPFR.CjFLAG flag is set to 1.

Set the PMMCR2.GPT3AME and PMMCR2.GPT3BME bits to 0 when setting this bit to 1.

GPT4ABZE Bit (GTIOC4A/GTIOC4B Pin High-Impedance Enable)

This bit specifies whether to switch the GTIOC4A output and GTIOC4B output to the high-impedance state when at least one of the OCSR4.OSF4 flag (when the OCSR4.OCE4 bit is 1), the SPOER.GPT46HIZ bit, ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEEmF flag additionally selected in the POECR10 register, or POECMPFR.CjFLAG flag is set to 1.

Set the PMMCR2.GPT4AME and PMMCR2.GPT4BME bits to 0 when setting this bit to 1.

GPT5ABZE Bit (GTIOC5A/GTIOC5B Pin High-Impedance Enable)

This bit specifies whether to switch the GTIOC5A output and GTIOC5B output to the high-impedance state when at least one of the OCSR4.OSF4 flag (when the OCSR4.OCE4 bit is 1), the SPOER.GPT46HIZ bit, ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEEmF flag additionally selected in the POECR10 register, or POECMPFR.CjFLAG flag is set to 1.

Set the PMMCR2.GPT5AME and PMMCR2.GPT5BME bits to 0 when setting this bit to 1.

GPT6ABZE Bit (GTIOC6A/GTIOC6B Pin High-Impedance Enable)

This bit specifies whether to switch the GTIOC6A output and GTIOC6B output to the high-impedance state when at least one of the OCSR4.OSF4 flag (when the OCSR4.OCE4 bit is 1), the SPOER.GPT46HIZ bit, ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEEmF flag additionally selected in the POECR10 register, or POECMPFR.CjFLAG flag is set to 1.

Set the PMMCR2.GPT6AME and PMMCR2.GPT6BME bits to 0 when setting this bit to 1.

GPT7ABZE Bit (GTIOC7A/GTIOC7B Pin High-Impedance Enable)

This bit specifies whether to switch the GTIOC7A output and GTIOC7B output to the high-impedance state when at least one of the OCSR5.OSF5 flag (when the OCSR5.OCE5 bit is 1), the SPOER.GPT79HIZ bit, ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEEmF flag additionally selected in the POECR11 register, or POECMPFR.CjFLAG flag is set to 1.

Set the PMMCR2.GPT7AME and PMMCR2.GPT7BME bits to 0 when setting this bit to 1.

GPT8ABZE Bit (GTIOC8A/GTIOC8B Pin High-Impedance Enable)

This bit specifies whether to switch the GTIOC8A output and GTIOC8B output to the high-impedance state when at least one of the OCSR5.OSF5 flag (when the OCSR5.OCE5 bit is 1), the SPOER.GPT79HIZ bit, ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEEmF flag additionally selected in the POECR11 register, or POECMPFR.CjFLAG flag is set to 1.

Set the PMMCR3.GPT8AME and PMMCR3.GPT8BME bits to 0 when setting this bit to 1.

GPT9ABZE Bit (GTIOC9A/GTIOC9B Pin High-Impedance Enable)

This bit specifies whether to switch the GTIOC9A output and GTIOC9B output to the high-impedance state when at least one of the OCSR5.OSF5 flag (when the OCSR5.OCE5 bit is 1), the SPOER.GPT79HIZ bit, ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POE_{CR}11 register, or POECMPFR.CjFLAG flag is set to 1.

Set the PMMCR3.GPT9AME and PMMCR3.GPT9BME bits to 0 when setting this bit to 1.

23.2.25 Port Output Enable Control Register 4 (POE_{CR}4)

Address(es): POE.POE_{CR}4 0009 E410h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	
—	—	—	—	—	IC10ADD MT34ZE	IC9ADD T34ZE	IC8ADD T34ZE	—	IC6ADD T34ZE	IC5ADD T34ZE	IC4ADD T34ZE	IC3ADD T34ZE	IC2ADD T34ZE	IC1ADD T34ZE	CMADD T34ZE	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMADDMT34ZE	MTU3 and MTU4 Output Disabling Condition CFLAG Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b1	IC1ADDMT34ZE	MTU3 and MTU4 Output Disabling Condition POE0F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b2	IC2ADDMT34ZE	MTU3 and MTU4 Output Disabling Condition POE4F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b3	IC3ADDMT34ZE	MTU3 and MTU4 Output Disabling Condition POE8F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b4	IC4ADDMT34ZE	MTU3 and MTU4 Output Disabling Condition POE10F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b5	IC5ADDMT34ZE	MTU3 and MTU4 Output Disabling Condition POE11F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b6	IC6ADDMT34ZE	MTU3 and MTU4 Output Disabling Condition POE12F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	IC8ADDMT34ZE	MTU3 and MTU4 Output Disabling Condition POE9F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b9	IC9ADDMT34ZE	MTU3 and MTU4 Output Disabling Condition POE13F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b10	IC10ADDMT34ZE	MTU3 and MTU4 Output Disabling Condition POE14F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POE_{CR}4 register is used to set the control conditions to disable the output of the MTU complementary PWM output pins (MTU3 and MTU4 pins).

CMADDMT34ZE Bit (MTU3 and MTU4 Output Disabling Condition CFLAG Add)

Adds the POECMPFR.CjFLAG flag (j = 0 to 5) to the output disabling control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

However, when the pins are disabled by the flag, an OEIk interrupt (k = 1 to 5) will not be generated.

IC1ADDMT34ZE Bit (MTU3 and MTU4 Output Disabling Condition POE0F Add)

Adds the ICSR1.POE0F flag to the output disabling control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

IC2ADDMT34ZE Bit (MTU3 and MTU4 Output Disabling Condition POE4F Add)

Adds the ICSR2.POE4F flag to the output disabling control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

IC3ADDMT34ZE Bit (MTU3 and MTU4 Output Disabling Condition POE8F Add)

Adds the ICSR3.POE8F flag to the output disabling control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

IC4ADDMT34ZE Bit (MTU3 and MTU4 Output Disabling Condition POE10F Add)

Adds the ICSR4.POE10F flag to the output disabling control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

IC5ADDMT34ZE Bit (MTU3 and MTU4 Output Disabling Condition POE11F Add)

Adds the ICSR5.POE11F flag to the output disabling control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

IC6ADDMT34ZE Bit (MTU3 and MTU4 Output Disabling Condition POE12F Add)

Adds the ICSR7.POE12F flag to the output disabling control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

IC8ADDMT34ZE Bit (MTU3 and MTU4 Output Disabling Condition POE9F Add)

Adds the ICSR8.POE9F flag to the output disabling control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

IC9ADDMT34ZE Bit (MTU3 and MTU4 Output Disabling Condition POE13F Add)

Adds the ICSR9.POE13F flag to the output disabling control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

IC10ADDMT34ZE Bit (MTU3 and MTU4 Output Disabling Condition POE14F Add)

Adds the ICSR10.POE14F flag to the output disabling control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

23.2.26 Port Output Enable Control Register 4B (POECR4B)

Address(es): POE.POECR4B 0009 E44Eh

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	
—	—	—	—	—	IC10ADD MT67ZE	IC9ADD T67ZE	IC8ADD T67ZE	—	IC6ADD T67ZE	IC5ADD T67ZE	IC4ADD T67ZE	IC3ADD T67ZE	IC2ADD T67ZE	IC1ADD T67ZE	CMADD T67ZE	
Value after reset:																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMADDMT67ZE	MTU6 and MTU7 Output Disabling Condition CFLAG Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b1	IC1ADDMT67ZE	MTU6 and MTU7 Output Disabling Condition POE0F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b2	IC2ADDMT67ZE	MTU6 and MTU7 Output Disabling Condition POE4F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b3	IC3ADDMT67ZE	MTU6 and MTU7 Output Disabling Condition POE8F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b4	IC4ADDMT67ZE	MTU6 and MTU7 Output Disabling Condition POE10F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b5	IC5ADDMT67ZE	MTU6 and MTU7 Output Disabling Condition POE11F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b6	IC6ADDMT67ZE	MTU6 and MTU7 Output Disabling Condition POE12F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	IC8ADDMT67ZE	MTU6 and MTU7 Output Disabling Condition POE9F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b9	IC9ADDMT67ZE	MTU6 and MTU7 Output Disabling Condition POE13F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b10	IC10ADDMT67ZE	MTU6 and MTU7 Output Disabling Condition POE14F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR4B register is used to set the control conditions to disable the output of the MTU complementary PWM output pins (MTU6 and MTU7 pins).

CMADDMT67ZE Bit (MTU6 and MTU7 Output Disabling Condition CFLAG Add)

Adds the POECMPFR.CjFLAG flag (j = 0 to 5) to the output disabling control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

However, when the pins are disabled by the flag, an OEIk interrupt (k = 1 to 5) will not be generated.

IC1ADDMT67ZE Bit (MTU6 and MTU7 Output Disabling Condition POE0F Add)

Adds the ICSR1.POE0F flag to the output disabling control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

IC2ADDMT67ZE Bit (MTU6 and MTU7 Output Disabling Condition POE4F Add)

Adds the ICSR2.POE4F flag to the output disabling control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

IC3ADDMT67ZE Bit (MTU6 and MTU7 Output Disabling Condition POE8F Add)

Adds the ICSR3.POE8F flag to the output disabling control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

IC4ADDMT67ZE Bit (MTU6 and MTU7 Output Disabling Condition POE10F Add)

Adds the ICSR4.POE10F flag to the output disabling control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

IC5ADDMT67ZE Bit (MTU6 and MTU7 Output Disabling Condition POE11F Add)

Adds the ICSR5.POE11F flag to the output disabling control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

IC6ADDMT67ZE Bit (MTU6 and MTU7 Output Disabling Condition POE12F Add)

Adds the ICSR7.POE12F flag to the output disabling control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

IC8ADDMT67ZE Bit (MTU6 and MTU7 Output Disabling Condition POE9F Add)

Adds the ICSR8.POE9F flag to the output disabling control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

IC9ADDMT67ZE Bit (MTU6 and MTU7 Output Disabling Condition POE13F Add)

Adds the ICSR9.POE13F flag to the output disabling control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

IC10ADDMT67ZE Bit (MTU6 and MTU7 Output Disabling Condition POE14F Add)

Adds the ICSR10.POE14F flag to the output disabling control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

23.2.27 Port Output Enable Control Register 5 (POECR5)

Address(es): POE.POECR5 0009 E412h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	IC10ADD MT0ZE	IC9ADD MT0ZE	IC8ADD MT0ZE	—	IC6ADD MT0ZE	IC5ADD MT0ZE	IC4ADD MT0ZE	IC3ADD MT0ZE	IC2ADD MT0ZE	IC1ADD MT0ZE	CMADD MT0ZE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMADDMT0ZE	MTU0 Output Disabling Condition CFLAG Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b1	IC1ADDMT0ZE	MTU0 Output Disabling Condition POE0F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b2	IC2ADDMT0ZE	MTU0 Output Disabling Condition POE4F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b3	IC3ADDMT0ZE	MTU0 Output Disabling Condition POE8F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b4	IC4ADDMT0ZE	MTU0 Output Disabling Condition POE10F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b5	IC5ADDMT0ZE	MTU0 Output Disabling Condition POE11F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b6	IC6ADDMT0ZE	MTU0 Output Disabling Condition POE12F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	IC8ADDMT0ZE	MTU0 Output Disabling Condition POE9F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b9	IC9ADDMT0ZE	MTU0 Output Disabling Condition POE13F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b10	IC10ADDMT0ZE	MTU0 Output Disabling Condition POE14F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR5 register is used to set the control conditions to disable the output of the MTU0 pins.

CMADDMT0ZE Bit (MTU0 Output Disabling Condition CFLAG Add)Adds the POECMPFR.C_jFLAG flag (j = 0 to 5) to the output disabling control conditions for the MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

However, when the pins are disabled by the flag, an OEIk interrupt (k = 1 to 5) will not be generated.

IC1ADDMT0ZE Bit (MTU0 Output Disabling Condition POE0F Add)

Adds the ICSR1.POE0F flag to the output disabling control conditions for the MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

IC2ADDMT0ZE Bit (MTU0 Output Disabling Condition POE4F Add)

Adds the ICSR2.POE4F flag to the output disabling control conditions for the MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

IC3ADDMT0ZE Bit (MTU0 Output Disabling Condition POE8F Add)

Adds the ICSR3.POE8F flag to the output disabling control conditions for the MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

IC4ADDMT0ZE Bit (MTU0 Output Disabling Condition POE10F Add)

Adds the ICSR4.POE10F flag to the output disabling control conditions for the MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

IC5ADDMT0ZE Bit (MTU0 Output Disabling Condition POE11F Add)

Adds the ICSR5.POE11F flag to the output disabling control conditions for the MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

IC6ADDMT0ZE Bit (MTU0 Output Disabling Condition POE12F Add)

Adds the ICSR7.POE12F flag to the output disabling control conditions for the MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

IC8ADDMT0ZE Bit (MTU0 Output Disabling Condition POE9F Add)

Adds the ICSR8.POE9F flag to the output disabling control conditions for the MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

IC9ADDMT0ZE Bit (MTU0 Output Disabling Condition POE13F Add)

Adds the ICSR9.POE13F flag to the output disabling control conditions for the MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

IC10ADDMT0ZE Bit (MTU0 Output Disabling Condition POE14F Add)

Adds the ICSR10.POE14F flag to the output disabling control conditions for the MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

23.2.28 Port Output Enable Control Register 6 (POECR6)

Address(es): POE.POECR6 0009 E414h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	IC10ADD GPT01ZE	IC9ADDG PT01ZE	IC8ADDG PT01ZE	—	IC6ADDG PT01ZE	IC5ADDG PT01ZE	IC4ADDG PT01ZE	IC3ADDG PT01ZE	IC2ADDG PT01ZE	IC1ADDG PT01ZE	CMADDG PT01ZE
Value after reset:	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMADDGPT01ZE	GPTW0 and GPTW1 Output Disabling Condition CFLAG Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b1	IC1ADDGPT01ZE	GPTW0 and GPTW1 Output Disabling Condition POE0F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b2	IC2ADDGPT01ZE	GPTW0 and GPTW1 Output Disabling Condition POE4F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b3	IC3ADDGPT01ZE	GPTW0 and GPTW1 Output Disabling Condition POE8F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b4	IC4ADDGPT01ZE	GPTW0 and GPTW1 Output Disabling Condition POE10F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b5	IC5ADDGPT01ZE	GPTW0 and GPTW1 Output Disabling Condition POE11F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b6	IC6ADDGPT01ZE	GPTW0 and GPTW1 Output Disabling Condition POE12F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	IC8ADDGPT01ZE	GPTW0 and GPTW1 Output Disabling Condition POE9F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b9	IC9ADDGPT01ZE	GPTW0 and GPTW1 Output Disabling Condition POE13F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b10	IC10ADDGPT01ZE	GPTW0 and GPTW1 Output Disabling Condition POE14F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR6 register is used to set the control conditions to disable the output of the GPTW0 and GPTW1 pins.

CMADDGPT01ZE Bit (GPTW0 and GPTW1 Output Disabling Condition CFLAG Add)

Adds the POECMPFR.CjFLAG flag (j = 0 to 5) to the output disabling control conditions for the GPTW0 and GPTW1 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B).

However, when the pins are disabled by the flag, an OEIk interrupt (k = 1 to 5) will not be generated.

IC1ADDGPT01ZE Bit (GPTW0 and GPTW1 Output Disabling Condition POE0F Add)

Adds the ICSR1.POE0F flag to the output disabling control conditions for the GPTW0 and GPTW1 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B).

IC2ADDGPT01ZE Bit (GPTW0 and GPTW1 Output Disabling Condition POE4F Add)

Adds the ICSR2.POE4F flag to the output disabling control conditions for the GPTW0 and GPTW1 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B).

IC3ADDGPT01ZE Bit (GPTW0 and GPTW1 Output Disabling Condition POE8F Add)

Adds the ICSR3.POE8F flag to the output disabling control conditions for the GPTW0 and GPTW1 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B).

IC4ADDGPT01ZE Bit (GPTW0 and GPTW1 Output Disabling Condition POE10F Add)

Adds the ICSR4.POE10F flag to the output disabling control conditions for the GPTW0 and GPTW1 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B).

IC5ADDGPT01ZE Bit (GPTW0 and GPTW1 Output Disabling Condition POE11F Add)

Adds the ICSR5.POE11F flag to the output disabling control conditions for the GPTW0 and GPTW1 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B).

IC6ADDGPT01ZE Bit (GPTW0 and GPTW1 Output Disabling Condition POE12F Add)

Adds the ICSR7.POE12F flag to the output disabling control conditions for the GPTW0 and GPTW1 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B).

IC8ADDGPT01ZE Bit (GPTW0 and GPTW1 Output Disabling Condition POE9F Add)

Adds the ICSR8.POE9F flag to the output disabling control conditions for the GPTW0 and GPTW1 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B).

IC9ADDGPT01ZE Bit (GPTW0 and GPTW1 Output Disabling Condition POE13F Add)

Adds the ICSR9.POE13F flag to the output disabling control conditions for the GPTW0 and GPTW1 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B).

IC10ADDGPT01ZE Bit (GPTW0 and GPTW1 Output Disabling Condition POE14F Add)

Adds the ICSR10.POE14F flag to the output disabling control conditions for the GPTW0 and GPTW1 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B).

23.2.29 Port Output Enable Control Register 6B (POECR6B)

Address(es): POE.POECR6B 0009 E450h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	IC10ADD GPT23ZE	IC9ADDG PT23ZE	IC8ADDG PT23ZE	—	IC6ADDG PT23ZE	IC5ADDG PT23ZE	IC4ADDG PT23ZE	IC3ADDG PT23ZE	IC2ADDG PT23ZE	IC1ADDG PT23ZE	CMADDG PT23ZE
Value after reset:	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMADDGPT23ZE	GPTW2 and GPTW3 Output Disabling Condition CFLAG Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b1	IC1ADDGPT23ZE	GPTW2 and GPTW3 Output Disabling Condition POE0F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b2	IC2ADDGPT23ZE	GPTW2 and GPTW3 Output Disabling Condition POE4F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b3	IC3ADDGPT23ZE	GPTW2 and GPTW3 Output Disabling Condition POE8F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b4	IC4ADDGPT23ZE	GPTW2 and GPTW3 Output Disabling Condition POE10F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b5	IC5ADDGPT23ZE	GPTW2 and GPTW3 Output Disabling Condition POE11F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b6	IC6ADDGPT23ZE	GPTW2 and GPTW3 Output Disabling Condition POE12F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W*1
b8	IC8ADDGPT23ZE	GPTW2 and GPTW3 Output Disabling Condition POE9F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b9	IC9ADDGPT23ZE	GPTW2 and GPTW3 Output Disabling Condition POE13F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b10	IC10ADDGPT23ZE	GPTW2 and GPTW3 Output Disabling Condition POE14F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR6B register is used to set the control conditions to disable the output of the GPTW2 and GPTW3 pins.

CMADDGPT23ZE Bit (GPTW2 and GPTW3 Output Disabling Condition CFLAG Add)

Adds the POECMPFR.CjFLAG flag (j = 0 to 5) to the output disabling control conditions for the GPTW2 and GPTW3 pins (GTIOC2A, GTIOC2B, GTIOC3A, GTIOC3B).

However, when the pins are disabled by the flag, an OEIk interrupt (k = 1 to 5) will not be generated.

IC1ADDGPT23ZE Bit (GPTW2 and GPTW3 Output Disabling Condition POE0F Add)

Adds the ICSR1.POE0F flag to the output disabling control conditions for the GPTW2 and GPTW3 pins (GTIOC2A, GTIOC2B, GTIOC3A, GTIOC3B).

IC2ADDGPT23ZE Bit (GPTW2 and GPTW3 Output Disabling Condition POE4F Add)

Adds the ICSR2.POE4F flag to the output disabling control conditions for the GPTW2 and GPTW3 pins (GTIOC2A, GTIOC2B, GTIOC3A, GTIOC3B).

IC3ADDGPT23ZE Bit (GPTW2 and GPTW3 Output Disabling Condition POE8F Add)

Adds the ICSR3.POE8F flag to the output disabling control conditions for the GPTW2 and GPTW3 pins (GTIOC2A, GTIOC2B, GTIOC3A, GTIOC3B).

IC4ADDGPT23ZE Bit (GPTW2 and GPTW3 Output Disabling Condition POE10F Add)

Adds the ICSR4.POE10F flag to the output disabling control conditions for the GPTW2 and GPTW3 pins (GTIOC2A, GTIOC2B, GTIOC3A, GTIOC3B).

IC5ADDGPT23ZE Bit (GPTW2 and GPTW3 Output Disabling Condition POE11F Add)

Adds the ICSR5.POE11F flag to the output disabling control conditions for the GPTW2 and GPTW3 pins (GTIOC2A, GTIOC2B, GTIOC3A, GTIOC3B).

IC6ADDGPT23ZE Bit (GPTW2 and GPTW3 Output Disabling Condition POE12F Add)

Adds the ICSR7.POE12F flag to the output disabling control conditions for the GPTW2 and GPTW3 pins (GTIOC2A, GTIOC2B, GTIOC3A, GTIOC3B).

IC8ADDGPT23ZE Bit (GPTW2 and GPTW3 Output Disabling Condition POE9F Add)

Adds the ICSR8.POE9F flag to the output disabling control conditions for the GPTW2 and GPTW3 pins (GTIOC2A, GTIOC2B, GTIOC3A, GTIOC3B).

IC9ADDGPT23ZE Bit (GPTW2 and GPTW3 Output Disabling Condition POE13F Add)

Adds the ICSR9.POE13F flag to the output disabling control conditions for the GPTW2 and GPTW3 pins (GTIOC2A, GTIOC2B, GTIOC3A, GTIOC3B).

IC10ADDGPT23ZE Bit (GPTW2 and GPTW3 Output Disabling Condition POE14F Add)

Adds the ICSR10.POE14F flag to the output disabling control conditions for the GPTW2 and GPTW3 pins (GTIOC2A, GTIOC2B, GTIOC3A, GTIOC3B).

23.2.30 Port Output Enable Control Register 7 (POECR7)

Address(es): POE.POECR7 0009 E422h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	—	—	—	—	—	MTU9DZE	MTU9CZE	MTU9BZE	MTU9AZE
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	MTU9AZE	MTIOC9A Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b1	MTU9BZE	MTIOC9B Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b2	MTU9CZE	MTIOC9C Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b3	MTU9DZE	MTIOC9D Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b15 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR7 register controls high-impedance state of the MTU9 pins.

MTU9AZE Bit (MTIOC9A Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC9A output for the MTU9 pin to high-impedance state when any of the SPOER.MTUCH9HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag (n = 1 to 5, 7 to 10; m = 0, 4, 8, 10, 11, 12, 9, 13, 14) additionally selected in the POECR8 register, or the POECMPFR.CjFLAG flag (j = 0 to 5), is set to 1.

Set the PMMCR0.MTU9AME bit to 0 when setting this bit to 1.

MTU9BZE Bit (MTIOC9B Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC9B output for the MTU9 pin to high-impedance state when any of the SPOER.MTUCH9HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR8 register, or the POECMPFR.CjFLAG flag, is set to 1.

Set the PMMCR0.MTU9BME bit to 0 when setting this bit to 1.

MTU9CZE Bit (MTIOC9C Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC9C output for the MTU9 pin to high-impedance state when any of the SPOER.MTUCH9HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR8 register, or the POECMPFR.CjFLAG flag, is set to 1.

Set the PMMCR0.MTU9CME bit to 0 when setting this bit to 1.

MTU9DZE Bit (MTIOC9D Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC9D output for the MTU9 pin to high-impedance state when any of the SPOER.MTUCH9HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR8 register, or POECMPFR.CjFLAG flag, is set to 1.

Set the PMMCR0.MTU9DME bit to 0 when setting this bit to 1.

23.2.31 Port Output Enable Control Register 8 (POECR8)

Address(es): POE.POECR8 0009 E424h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	IC10ADD MT9ZE	IC9ADD MT9ZE	IC8ADD MT9ZE	—	IC6ADD MT9ZE	IC5ADD MT9ZE	IC4ADD MT9ZE	IC3ADD MT9ZE	IC2ADD MT9ZE	IC1ADD MT9ZE	CMADD MT9ZE
Value after reset:	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMADDMT9ZE	MTU9 Output Disabling Condition CFLAG Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b1	IC1ADDMT9ZE	MTU9 Output Disabling Condition POE0F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b2	IC2ADDMT9ZE	MTU9 Output Disabling Condition POE4F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b3	IC3ADDMT9ZE	MTU9 Output Disabling Condition POE8F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b4	IC4ADDMT9ZE	MTU9 Output Disabling Condition POE10F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b5	IC5ADDMT9ZE	MTU9 Output Disabling Condition POE11F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b6	IC6ADDMT9ZE	MTU9 Output Disabling Condition POE12F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	IC8ADDMT9ZE	MTU9 Output Disabling Condition POE9F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b9	IC9ADDMT9ZE	MTU9 Output Disabling Condition POE13F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b10	IC10ADDMT9ZE	MTU9 Output Disabling Condition POE14F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR8 register is used to set the control conditions to disable the output of the MTU9 pins.

CMADDMT9ZE Bit (MTU9 Output Disabling Condition CFLAG Add)

Adds the POECMPFR.C_jFLAG flag (j = 0 to 5) to the output disabling control conditions for the MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D).

However, when the pins are disabled by the flag, an OEIk interrupt (k = 1 to 5) will not be generated.

IC1ADDMT9ZE Bit (MTU9 Output Disabling Condition POE0F Add)

Adds the ICSR1.POE0F flag to the output disabling control conditions for the MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D).

IC2ADDMT9ZE Bit (MTU9 Output Disabling Condition POE4F Add)

Adds the ICSR2.POE4F flag to the output disabling control conditions for the MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D).

IC3ADDMT9ZE Bit (MTU9 Output Disabling Condition POE8F Add)

Adds the ICSR3.POE8F flag to the output disabling control conditions for the MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D).

IC4ADDMT9ZE Bit (MTU9 Output Disabling Condition POE10F Add)

Adds the ICSR4.POE10F flag to the output disabling control conditions for the MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D).

IC5ADDMT9ZE Bit (MTU9 Output Disabling Condition POE11F Add)

Adds the ICSR5.POE11F flag to the output disabling control conditions for the MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D).

IC6ADDMT9ZE Bit (MTU9 Output Disabling Condition POE12F Add)

Adds the ICSR7.POE12F flag to the output disabling control conditions for the MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D).

IC8ADDMT9ZE Bit (MTU9 Output Disabling Condition POE9F Add)

Adds the ICSR8.POE9F flag to the output disabling control conditions for the MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D).

IC9ADDMT9ZE Bit (MTU9 Output Disabling Condition POE13F Add)

Adds the ICSR9.POE13F flag to the output disabling control conditions for the MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D).

IC10ADDMT9ZE Bit (MTU9 Output Disabling Condition POE14F Add)

Adds the ICSR10.POE14F flag to the output disabling control conditions for the MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D).

23.2.32 Port Output Enable Control Register 9 (POECR9)

Address(es): POE.POECR9 0009 E452h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	IC10ADD GPT02ZE	IC9ADDG PT02ZE	IC8ADDG PT02ZE	—	IC6ADDG PT02ZE	IC5ADDG PT02ZE	IC4ADDG PT02ZE	IC3ADDG PT02ZE	IC2ADDG PT02ZE	IC1ADDG PT02ZE	CMADDG PT02ZE
Value after reset:	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMADDGPT02ZE	GPTW0 to GPTW2 Output Disabling Condition CFLAG Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b1	IC1ADDGPT02ZE	GPTW0 to GPTW2 Output Disabling Condition POE0F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b2	IC2ADDGPT02ZE	GPTW0 to GPTW2 Output Disabling Condition POE4F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b3	IC3ADDGPT02ZE	GPTW0 to GPTW2 Output Disabling Condition POE8F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b4	IC4ADDGPT02ZE	GPTW0 to GPTW2 Output Disabling Condition POE10F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b5	IC5ADDGPT02ZE	GPTW0 to GPTW2 Output Disabling Condition POE11F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b6	IC6ADDGPT02ZE	GPTW0 to GPTW2 Output Disabling Condition POE12F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	IC8ADDGPT02ZE	GPTW0 to GPTW2 Output Disabling Condition POE9F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b9	IC9ADDGPT02ZE	GPTW0 to GPTW2 Output Disabling Condition POE13F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b10	IC10ADDGPT02ZE	GPTW0 to GPTW2 Output Disabling Condition POE14F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR9 register is used to set the control conditions to disable the output of the GPTW0 to GPTW2 pins.

CMADDGPT02ZE Bit (GPTW0 to GPTW2 Output Disabling Condition CFLAG Add)

Adds the POECMPFR.CjFLAG flag (j = 0 to 5) to the output disabling control conditions for the GPTW0 to GPTW2 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B, GTIOC2A, GTIOC2B).

However, when the pins are disabled by the flag, an OEIk interrupt (k = 1 to 5) will not be generated.

IC1ADDGPT02ZE Bit (GPTW0 to GPTW2 Output Disabling Condition POE0F Add)

Adds the ICSR1.POE0F flag to the output disabling control conditions for the GPTW0 to GPTW2 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B, GTIOC2A, GTIOC2B).

IC2ADDGPT02ZE Bit (GPTW0 to GPTW2 Output Disabling Condition POE4F Add)

Adds the ICSR2.POE4F flag to the output disabling control conditions for the GPTW0 to GPTW2 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B, GTIOC2A, GTIOC2B).

IC3ADDGPT02ZE Bit (GPTW0 to GPTW2 Output Disabling Condition POE8F Add)

Adds the ICSR3.POE8F flag to the output disabling control conditions for the GPTW0 to GPTW2 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B, GTIOC2A, GTIOC2B).

IC4ADDGPT02ZE Bit (GPTW0 to GPTW2 Output Disabling Condition POE10F Add)

Adds the ICSR4.POE10F flag to the output disabling control conditions for the GPTW0 to GPTW2 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B, GTIOC2A, GTIOC2B).

IC5ADDGPT02ZE Bit (GPTW0 to GPTW2 Output Disabling Condition POE11F Add)

Adds the ICSR5.POE11F flag to the output disabling control conditions for the GPTW0 to GPTW2 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B, GTIOC2A, GTIOC2B).

IC6ADDGPT02ZE Bit (GPTW0 to GPTW2 Output Disabling Condition POE12F Add)

Adds the ICSR7.POE12F flag to the output disabling control conditions for the GPTW0 to GPTW2 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B, GTIOC2A, GTIOC2B).

IC8ADDGPT02ZE Bit (GPTW0 to GPTW2 Output Disabling Condition POE9F Add)

Adds the ICSR8.POE9F flag to the output disabling control conditions for the GPTW0 to GPTW2 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B, GTIOC2A, GTIOC2B).

IC9ADDGPT02ZE Bit (GPTW0 to GPTW2 Output Disabling Condition POE13F Add)

Adds the ICSR9.POE13F flag to the output disabling control conditions for the GPTW0 to GPTW2 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B, GTIOC2A, GTIOC2B).

IC10ADDGPT02ZE Bit (GPTW0 to GPTW2 Output Disabling Condition POE14F Add)

Adds the ICSR10.POE14F flag to the output disabling control conditions for the GPTW0 to GPTW2 pins (GTIOC0A, GTIOC0B, GTIOC1A, GTIOC1B, GTIOC2A, GTIOC2B).

23.2.33 Port Output Enable Control Register 10 (POECR10)

Address(es): POE.POECR10 0009 E454h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	IC10ADD GPT46ZE	IC9ADDG PT46ZE	IC8ADDG PT46ZE	—	IC6ADDG PT46ZE	IC5ADDG PT46ZE	IC4ADDG PT46ZE	IC3ADDG PT46ZE	IC2ADDG PT46ZE	IC1ADDG PT46ZE	CMADDG PT46ZE
Value after reset:	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMADDGPT46ZE	GPTW4 to GPTW6 Output Disabling Condition CFLAG Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b1	IC1ADDGPT46ZE	GPTW4 to GPTW6 Output Disabling Condition POE0F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b2	IC2ADDGPT46ZE	GPTW4 to GPTW6 Output Disabling Condition POE4F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b3	IC3ADDGPT46ZE	GPTW4 to GPTW6 Output Disabling Condition POE8F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b4	IC4ADDGPT46ZE	GPTW4 to GPTW6 Output Disabling Condition POE10F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b5	IC5ADDGPT46ZE	GPTW4 to GPTW6 Output Disabling Condition POE11F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b6	IC6ADDGPT46ZE	GPTW4 to GPTW6 Output Disabling Condition POE12F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	IC8ADDGPT46ZE	GPTW4 to GPTW6 Output Disabling Condition POE9F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b9	IC9ADDGPT46ZE	GPTW4 to GPTW6 Output Disabling Condition POE13F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b10	IC10ADDGPT46ZE	GPTW4 to GPTW6 Output Disabling Condition POE14F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR10 register is used to set the control conditions to disable the output of the GPTW4 to GPTW6 pins.

CMADDGPT46ZE Bit (GPTW4 to GPTW6 Output Disabling Condition CFLAG Add)Adds the POECMPFR.C_jFLAG flag (j = 0 to 5) to the output disabling control conditions for the GPTW4 to GPTW6 pins (GTIOC4A, GTIOC4B, GTIOC5A, GTIOC5B, GTIOC6A, GTIOC6B).

However, when the pins are disabled by the flag, an OEIk interrupt (k = 1 to 5) will not be generated.

IC1ADDGPT46ZE Bit (GPTW4 to GPTW6 Output Disabling Condition POE0F Add)

Adds the ICSR1.POE0F flag to the output disabling control conditions for the GPTW4 to GPTW6 pins (GTIOC4A, GTIOC4B, GTIOC5A, GTIOC5B, GTIOC6A, GTIOC6B).

IC2ADDGPT46ZE Bit (GPTW4 to GPTW6 Output Disabling Condition POE4F Add)

Adds the ICSR2.POE4F flag to the output disabling control conditions for the GPTW4 to GPTW6 pins (GTIOC4A, GTIOC4B, GTIOC5A, GTIOC5B, GTIOC6A, GTIOC6B).

IC3ADDGPT46ZE Bit (GPTW4 to GPTW6 Output Disabling Condition POE8F Add)

Adds the ICSR3.POE8F flag to the output disabling control conditions for the GPTW4 to GPTW6 pins (GTIOC4A, GTIOC4B, GTIOC5A, GTIOC5B, GTIOC6A, GTIOC6B).

IC4ADDGPT46ZE Bit (GPTW4 to GPTW6 Output Disabling Condition POE10F Add)

Adds the ICSR4.POE10F flag to the output disabling control conditions for the GPTW4 to GPTW6 pins (GTIOC4A, GTIOC4B, GTIOC5A, GTIOC5B, GTIOC6A, GTIOC6B).

IC5ADDGPT46ZE Bit (GPTW4 to GPTW6 Output Disabling Condition POE11F Add)

Adds the ICSR5.POE11F flag to the output disabling control conditions for the GPTW4 to GPTW6 pins (GTIOC4A, GTIOC4B, GTIOC5A, GTIOC5B, GTIOC6A, GTIOC6B).

IC6ADDGPT46ZE Bit (GPTW4 to GPTW6 Output Disabling Condition POE12F Add)

Adds the ICSR7.POE12F flag to the output disabling control conditions for the GPTW4 to GPTW6 pins (GTIOC4A, GTIOC4B, GTIOC5A, GTIOC5B, GTIOC6A, GTIOC6B).

IC8ADDGPT46ZE Bit (GPTW4 to GPTW6 Output Disabling Condition POE9F Add)

Adds the ICSR8.POE9F flag to the output disabling control conditions for the GPTW4 to GPTW6 pins (GTIOC4A, GTIOC4B, GTIOC5A, GTIOC5B, GTIOC6A, GTIOC6B).

IC9ADDGPT46ZE Bit (GPTW4 to GPTW6 Output Disabling Condition POE13F Add)

Adds the ICSR9.POE13F flag to the output disabling control conditions for the GPTW4 to GPTW6 pins (GTIOC4A, GTIOC4B, GTIOC5A, GTIOC5B, GTIOC6A, GTIOC6B).

IC10ADDGPT46ZE Bit (GPTW4 to GPTW6 Output Disabling Condition POE14F Add)

Adds the ICSR10.POE14F flag to the output disabling control conditions for the GPTW4 to GPTW6 pins (GTIOC4A, GTIOC4B, GTIOC5A, GTIOC5B, GTIOC6A, GTIOC6B).

23.2.34 Port Output Enable Control Register 11 (POECR11)

Address(es): POE.POECR11 0009 E456h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	IC10ADD GPT79ZE	IC9ADDG PT79ZE	IC8ADDG PT79ZE	—	IC6ADDG PT79ZE	IC5ADDG PT79ZE	IC4ADDG PT79ZE	IC3ADDG PT79ZE	IC2ADDG PT79ZE	IC1ADDG PT79ZE	CMADDG PT79ZE
Value after reset:	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMADDGPT79ZE	GPTW7 to GPTW9 Output Disabling Condition CFLAG Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b1	IC1ADDGPT79ZE	GPTW7 to GPTW9 Output Disabling Condition POE0F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b2	IC2ADDGPT79ZE	GPTW7 to GPTW9 Output Disabling Condition POE4F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b3	IC3ADDGPT79ZE	GPTW7 to GPTW9 Output Disabling Condition POE8F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b4	IC4ADDGPT79ZE	GPTW7 to GPTW9 Output Disabling Condition POE10F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b5	IC5ADDGPT79ZE	GPTW7 to GPTW9 Output Disabling Condition POE11F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b6	IC6ADDGPT79ZE	GPTW7 to GPTW9 Output Disabling Condition POE12F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	IC8ADDGPT79ZE	GPTW7 to GPTW9 Output Disabling Condition POE9F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b9	IC9ADDGPT79ZE	GPTW7 to GPTW9 Output Disabling Condition POE13F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b10	IC10ADDGPT79ZE	GPTW7 to GPTW9 Output Disabling Condition POE14F Add	0: Does not add the flags to the conditions to disable the output. 1: Adds the flags to the conditions to disable the output.	R/W*1
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR11 register is used to set the control conditions to disable the output of the GPTW7 to GPTW9 pins.

CMADDGPT79ZE Bit (GPTW7 to GPTW9 Output Disabling Condition CFLAG Add)Adds the POECMPFR.C_jFLAG flag (j = 0 to 5) to the output disabling control conditions for the GPTW7 to GPTW9 pins (GTIOC7A, GTIOC7B, GTIOC8A, GTIOC8B, GTIOC9A, GTIOC9B).

However, when the pins are disabled by the flag, an OEIk interrupt (k = 1 to 5) will not be generated.

IC1ADDGPT79ZE Bit (GPTW7 to GPTW9 Output Disabling Condition POE0F Add)

Adds the ICSR1.POE0F flag to the output disabling control conditions for the GPTW7 to GPTW9 pins (GTIOC7A, GTIOC7B, GTIOC8A, GTIOC8B, GTIOC9A, GTIOC9B).

IC2ADDGPT79ZE Bit (GPTW7 to GPTW9 Output Disabling Condition POE4F Add)

Adds the ICSR2.POE4F flag to the output disabling control conditions for the GPTW7 to GPTW9 pins (GTIOC7A, GTIOC7B, GTIOC8A, GTIOC8B, GTIOC9A, GTIOC9B).

IC3ADDGPT79ZE Bit (GPTW7 to GPTW9 Output Disabling Condition POE8F Add)

Adds the ICSR3.POE8F flag to the output disabling control conditions for the GPTW7 to GPTW9 pins (GTIOC7A, GTIOC7B, GTIOC8A, GTIOC8B, GTIOC9A, GTIOC9B).

IC4ADDGPT79ZE Bit (GPTW7 to GPTW9 Output Disabling Condition POE10F Add)

Adds the ICSR4.POE10F flag to the output disabling control conditions for the GPTW7 to GPTW9 pins (GTIOC7A, GTIOC7B, GTIOC8A, GTIOC8B, GTIOC9A, GTIOC9B).

IC5ADDGPT79ZE Bit (GPTW7 to GPTW9 Output Disabling Condition POE11F Add)

Adds the ICSR5.POE11F flag to the output disabling control conditions for the GPTW7 to GPTW9 pins (GTIOC7A, GTIOC7B, GTIOC8A, GTIOC8B, GTIOC9A, GTIOC9B).

IC6ADDGPT79ZE Bit (GPTW7 to GPTW9 Output Disabling Condition POE12F Add)

Adds the ICSR7.POE12F flag to the output disabling control conditions for the GPTW7 to GPTW9 pins (GTIOC7A, GTIOC7B, GTIOC8A, GTIOC8B, GTIOC9A, GTIOC9B).

IC8ADDGPT79ZE Bit (GPTW7 to GPTW9 Output Disabling Condition POE9F Add)

Adds the ICSR8.POE9F flag to the output disabling control conditions for the GPTW7 to GPTW9 pins (GTIOC7A, GTIOC7B, GTIOC8A, GTIOC8B, GTIOC9A, GTIOC9B).

IC9ADDGPT79ZE Bit (GPTW7 to GPTW9 Output Disabling Condition POE13F Add)

Adds the ICSR9.POE13F flag to the output disabling control conditions for the GPTW7 to GPTW9 pins (GTIOC7A, GTIOC7B, GTIOC8A, GTIOC8B, GTIOC9A, GTIOC9B).

IC10ADDGPT79ZE Bit (GPTW7 to GPTW9 Output Disabling Condition POE14F Add)

Adds the ICSR10.POE14F flag to the output disabling control conditions for the GPTW7 to GPTW9 pins (GTIOC7A, GTIOC7B, GTIOC8A, GTIOC8B, GTIOC9A, GTIOC9B).

23.2.35 Port Mode Mask Control Register 0 (PMMCR0)

Address(es): POE.PMMCR0 0009 E430h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	MTU9D ME	MTU9C ME	MTU9B ME	MTU9A ME	—	—	—	—	MTU0D ME	MTU0C ME	MTU0B ME	MTU0A ME
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MTU0AME	MTIOC0A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b1	MTU0BME	MTIOC0B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b2	MTU0CME	MTIOC0C Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b3	MTU0DME	MTIOC0D Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	MTU9AME	MTIOC9A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b9	MTU9BME	MTIOC9B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b10	MTU9CME	MTIOC9C Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b11	MTU9DME	MTIOC9D Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The PMMCR0 register is used to mask the settings of the PMR register related to the MTU0 and MTU9 pins.

MTU0AME Bit (MTIOC0A Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC0A pin to the general I/O port when one of the following flags and bit is set to 1: the SPOER.MTUCH0HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag (n = 1 to 5, 7 to 10; m = 0, 4, 8, 10, 11, 12, 9, 13, 14) additionally selected in the POE_{CR5} register, and the POECMPFR.CjFLAG flag (j = 0 to 5).

When setting this bit to 1, set the POE_{CR1}.MTU0AZE bit to 0. When the POE_{CR1}.MTU0AZE bit is 1, the setting of the bit is ignored.

MTU0BME Bit (MTIOC0B Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC0B pin to the general I/O port when one of the following flags and bit is set to 1: the SPOER.MTUCH0HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POE_{CR5} register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POE_{CR1}.MTU0BZE bit to 0. When the POE_{CR1}.MTU0BZE bit is 1, the setting of the bit is ignored.

MTU0CME Bit (MTIOC0C Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC0C pin to the general I/O port when one of the following flags and bit is set to 1: the SPOER.MTUCH0HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POE_{CR5} register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR1.MTU0CZE bit to 0. When the POECR1.MTU0CZE bit is 1, the setting of the bit is ignored.

MTU0DME Bit (MTIOC0D Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC0D pin to the general I/O port when one of the following flags and bit is set to 1: the SPOER.MTUCH0HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR5 register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR1.MTU0DZE bit to 0. When the POECR1.MTU0DZE bit is 1, the setting of the bit is ignored.

MTU9AME Bit (MTIOC9A Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC9A pin to the general I/O port when one of the following flags and bit is set to 1: the SPOER.MTUCH9HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR8 register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR7.MTU9AZE bit to 0. When the POECR7.MTU9AZE bit is 1, the setting of the bit is ignored.

MTU9BME Bit (MTIOC9B Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC9B pin to the general I/O port when one of the following flags and bit is set to 1: the SPOER.MTUCH9HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR8 register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR7.MTU9BZE bit to 0. When the POECR7.MTU9BZE bit is 1, the setting of the bit is ignored.

MTU9CME Bit (MTIOC9C Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC9C pin to the general I/O port when one of the following flags and bit is set to 1: the SPOER.MTUCH9HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR8 register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR7.MTU9CZE bit to 0. When the POECR7.MTU9CZE bit is 1, the setting of the bit is ignored.

MTU9DME Bit (MTIOC9D Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC9D pin to the general I/O port when one of the following flags and bit is set to 1: the SPOER.MTUCH9HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR8 register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR7.MTU9DZE bit to 0. When the POECR7.MTU9DZE bit is 1, the setting of the bit is ignored.

23.2.36 Port Mode Mask Control Register 1 (PMMCR1)

Address(es): POE.PMMCR1 0009 E432h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	MTU3DME	MTU4CME	MTU4DME	MTU3BME	MTU4AME	MTU4BME	—	—	MTU6DME	MTU7CME	MTU7DME	MTU6BME	MTU7AME	MTU7BME
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MTU7BME	MTIOC7B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b1	MTU7AME	MTIOC7A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b2	MTU6BME	MTIOC6B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b3	MTU7DME	MTIOC7D Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b4	MTU7CME	MTIOC7C Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b5	MTU6DME	MTIOC6D Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	MTU4BME	MTIOC4B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b9	MTU4AME	MTIOC4A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b10	MTU3BME	MTIOC3B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b11	MTU4DME	MTIOC4D Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b12	MTU4CME	MTIOC4C Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b13	MTU3DME	MTIOC3D Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The PMMCR1 register is used to mask the settings of the PMR register related to the MTU complementary PWM output pins (MTU3, MTU4, MTU6, MTU7).

MTU7BME Bit (MTIOC7B Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC7B pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR2.OSF2 flag (when the OCSR2.OCE2 bit is 1), the SPOER.MTUCH67HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag (n = 1 to 5, 7 to 10; m = 0, 4, 8, 10, 11, 12, 9, 13, 14) additionally selected in the POECR4B register, and the POECMPFR.CjFLAG flag (j = 0 to 5).

When setting this bit to 1, set the POECR2.MTU7BDZE bit to 0. When the POECR2.MTU7BDZE bit is 1, the setting of the bit is ignored.

MTU7AME Bit (MTIOC7A Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC7A pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR2.OSF2 flag (when the OCSR2.OCE2 bit is 1), the SPOER.MTUCH67HIZ bit, the ICSR6.OSTSTF

flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POE_{CR4B} register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POE_{CR2}.MTU7ACZE bit to 0. When the POE_{CR2}.MTU7ACZE bit is 1, the setting of the bit is ignored.

MTU6BME Bit (MTIOC6B Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC6B pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR2.OSF2 flag (when the OCSR2.OCE2 bit is 1), the SPOER.MTUCH67HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POE_{CR4B} register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POE_{CR2}.MTU6BDZE bit to 0. When the POE_{CR2}.MTU6BDZE bit is 1, the setting of the bit is ignored.

MTU7DME Bit (MTIOC7D Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC7D pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR2.OSF2 flag (when the OCSR2.OCE2 bit is 1), the SPOER.MTUCH67HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POE_{CR4B} register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POE_{CR2}.MTU7BDZE bit to 0. When the POE_{CR2}.MTU7BDZE bit is 1, the setting of the bit is ignored.

MTU7CME Bit (MTIOC7C Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC7C pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR2.OSF2 flag (when the OCSR2.OCE2 bit is 1), the SPOER.MTUCH67HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POE_{CR4B} register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POE_{CR2}.MTU7ACZE bit to 0. When the POE_{CR2}.MTU7ACZE bit is 1, the setting of the bit is ignored.

MTU6DME Bit (MTIOC6D Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC6D pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR2.OSF2 flag (when the OCSR2.OCE2 bit is 1), the SPOER.MTUCH67HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POE_{CR4B} register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POE_{CR2}.MTU6BDZE bit to 0. When the POE_{CR2}.MTU6BDZE bit is 1, the setting of the bit is ignored.

MTU4BME Bit (MTIOC4B Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC4B pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR1.OSF1 flag (when the OCSR1.OCE1 bit is 1), the SPOER.MTUCH34HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POE_{CR4} register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POE_{CR2}.MTU4BDZE bit to 0. When the POE_{CR2}.MTU4BDZE bit is 1, the setting of the bit is ignored.

MTU4AME Bit (MTIOC4A Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC4A pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR1.OSF1 flag (when the OCSR1.OCE1 bit is 1), the SPOER.MTUCH34HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POE_{CR4} register, and the

POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR2.MTU4ACZE bit to 0. When the POECR2.MTU4ACZE bit is 1, the setting of the bit is ignored.

MTU3BME Bit (MTIOC3B Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC3B pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR1.OSF1 flag (when the OCSR1.OCE1 bit is 1), the SPOER.MTUCH34HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POECR4 register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR2.MTU3BDZE bit to 0. When the POECR2.MTU3BDZE bit is 1, the setting of the bit is ignored.

MTU4DME Bit (MTIOC4D Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC4D pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR1.OSF1 flag (when the OCSR1.OCE1 bit is 1), the SPOER.MTUCH34HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POECR4 register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR2.MTU4BDZE bit to 0. When the POECR2.MTU4BDZE bit is 1, the setting of the bit is ignored.

MTU4CME Bit (MTIOC4C Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC4C pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR1.OSF1 flag (when the OCSR1.OCE1 bit is 1), the SPOER.MTUCH34HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POECR4 register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR2.MTU4ACZE bit to 0. When the POECR2.MTU4ACZE bit is 1, the setting of the bit is ignored.

MTU3DME Bit (MTIOC3D Pin Port Mode Mask Enable)

This bit specifies whether switching the MTIOC3D pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR1.OSF1 flag (when the OCSR1.OCE1 bit is 1), the SPOER.MTUCH34HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POECR4 register, and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR2.MTU3BDZE bit to 0. When the POECR2.MTU3BDZE bit is 1, the setting of the bit is ignored.

23.2.37 Port Mode Mask Control Register 2 (PMMCR2)

Address(es): POE.PMMCR2 0009 E434h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	GPT7B ME	GPT7A ME	GPT6B ME	GPT6A ME	GPT5B ME	GPT5A ME	GPT4B ME	GPT4A ME	GPT3B ME	GPT3A ME	GPT2B ME	GPT2A ME	GPT1B ME	GPT1A ME	GPT0B ME	GPT0A ME
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	GPT0AME	GTIOC0A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b1	GPT0BME	GTIOC0B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b2	GPT1AME	GTIOC1A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b3	GPT1BME	GTIOC1B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b4	GPT2AME	GTIOC2A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b5	GPT2BME	GTIOC2B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b6	GPT3AME	GTIOC3A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b7	GPT3BME	GTIOC3B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b8	GPT4AME	GTIOC4A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b9	GPT4BME	GTIOC4B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b10	GPT5AME	GTIOC5A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b11	GPT5BME	GTIOC5B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b12	GPT6AME	GTIOC6A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b13	GPT6BME	GTIOC6B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b14	GPT7AME	GTIOC7A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b15	GPT7BME	GTIOC7B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1

Note 1. Can be modified only once after a reset.

The PMMCR2 register is used to mask the settings of the PMR register related to the GPTW output pins (GPTW0 to GPTW7).

GPT0AME Bit (GTIOC0A Pin Port Mode Mask Enable)

This bit determines whether to switch the GTIOC0A pin to the general I/O port when at least one of the followings is set to 1: the OCSR3.OSF3 flag (when the OCSR3.OCE3 bit =1), the SPOER.GPT01HIZ bit, the SPOER.GPT02HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit = 1), the ICSRn.POEmF flag (n = 1 to 5, 7 to 10; m = 0, 4, 8, 10, 11, 12, 9, 13, 14) additionally selected in the POECR6 register, POECMPFR.CjFLAG flag (j = 0 to 5), the ICSRn.POEmF flag additionally selected in the POECR9 register, and the POECMPFR.CjFLAG flag.

To set this bit to 1, set the POECR3.GPT0ABZE bit to 0. If the POECR3.GPT0ABZE bit is 1, setting of this bit is ignored.

GPT0BME Bit (GTIOC0B Pin Port Mode Mask Enable)

This bit determines whether to switch the GTIOC0B pin to the general I/O port when at least one of the followings is set to 1: the OCSR3.OSF3 flag (when the OCSR3.OCE3 bit =1), the SPOER.GPT01HIZ bit, the SPOER.GPT02HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit = 1), the ICSRn.POE_mF flag additionally selected in the POECR6 register, POECMPFR.CjFLAG flag, the ICSRn.POE_mF flag additionally selected in the POECR9 register, and the POECMPFR.CjFLAG flag.

To make this bit 1, set the POECR3.GPT0ABZE bit to 0. If the POECR3.GPT0ABZE bit is 1, setting of this bit is ignored.

GPT1AME Bit (GTIOC1A Pin Port Mode Mask Enable)

This bit determines whether to switch the GTIOC1A pin to the general I/O port when at least one of the followings is set to 1: the OCSR3.OSF3 flag (when the OCSR3.OCE3 bit =1), the SPOER.GPT01HIZ bit, the SPOER.GPT02HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit = 1), the ICSRn.POE_mF flag additionally selected in the POECR6 register, POECMPFR.CjFLAG flag, the ICSRn.POE_mF flag additionally selected in the POECR9 register, and the POECMPFR.CjFLAG flag.

To make this bit 1, set the POECR3.GPT1ABZE bit to 0. If the POECR3.GPT1ABZE bit is 1, setting of this bit is ignored.

GPT1BME Bit (GTIOC1B Pin Port Mode Mask Enable)

This bit determines whether to switch the GTIOC1B pin to the general I/O port when at least one of the followings is set to 1: the OCSR3.OSF3 flag (when the OCSR3.OCE3 bit =1), the SPOER.GPT01HIZ bit, the SPOER.GPT02HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit = 1), the ICSRn.POE_mF flag additionally selected in the POECR6 register, POECMPFR.CjFLAG flag, the ICSRn.POE_mF flag additionally selected in the POECR9 register, and the POECMPFR.CjFLAG flag.

To make this bit 1, set the POECR3.GPT1ABZE bit to 0. If the POECR3.GPT1ABZE bit is 1, setting of this bit is ignored.

GPT2AME Bit (GTIOC2A Pin Port Mode Mask Enable)

This bit determines whether to switch the GTIOC2A pin to the general I/O port when at least one of the followings is set to 1: the OCSR3.OSF3 flag (when the OCSR3.OCE3 bit =1), the SPOER.GPT23HIZ bit, the SPOER.GPT02HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit = 1), the ICSRn.POE_mF flag additionally selected in the POECR6B register, POECMPFR.CjFLAG flag, the ICSRn.POE_mF flag additionally selected in the POECR9 register, and the POECMPFR.CjFLAG flag.

To make this bit 1, set the POECR3.GPT2ABZE bit to 0. If the POECR3.GPT2ABZE bit is 1, setting of this bit is ignored.

GPT2BME Bit (GTIOC2B Pin Port Mode Mask Enable)

This bit determines whether to switch the GTIOC2B pin to the general I/O port when at least one of the followings is set to 1: the OCSR3.OSF3 flag (when the OCSR3.OCE3 bit =1), the SPOER.GPT23HIZ bit, the SPOER.GPT02HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit = 1), the ICSRn.POE_mF flag additionally selected in the POECR6B register, POECMPFR.CjFLAG flag, the ICSRn.POE_mF flag additionally selected in the POECR9 register, and the POECMPFR.CjFLAG flag.

To make this bit 1, set the POECR3.GPT2ABZE bit to 0. If the POECR3.GPT2ABZE bit is 1, setting of this bit is ignored.

GPT3AME Bit (GTIOC3A Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC3A pin to the general I/O port when one of the following flags and bit is set to 1: the SPOER.GPT23HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POE3CR6 register and the POE3CMPFR.CjFLAG flag.

When setting this bit to 1, set the POE3CR3.GPT3ABZE bit to 0. When the POE3CR3.GPT3ABZE bit is 1, the setting of the bit is ignored.

GPT3BME Bit (GTIOC3B Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC3B pin to the general I/O port when one of the following flags and bit is set to 1: the SPOER.GPT23HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POE3CR6 register and the POE3CMPFR.CjFLAG flag.

When setting this bit to 1, set the POE3CR3.GPT3ABZE bit to 0. When the POE3CR3.GPT3ABZE bit is 1, the setting of the bit is ignored.

GPT4AME Bit (GTIOC4A Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC4A pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR4.OSF4 flag (when the OCSR4.OCE4 bit is 1), the SPOER.GPT46HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POE4CR10 register and the POE4CMPFR.CjFLAG flag.

When setting this bit to 1, set the POE4CR3.GPT4ABZE bit to 0. When the POE4CR3.GPT4ABZE bit is 1, the setting of the bit is ignored.

GPT4BME Bit (GTIOC4B Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC4B pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR4.OSF4 flag (when the OCSR4.OCE4 bit is 1), the SPOER.GPT46HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POE4CR10 register and the POE4CMPFR.CjFLAG flag.

When setting this bit to 1, set the POE4CR3.GPT4ABZE bit to 0. When the POE4CR3.GPT4ABZE bit is 1, the setting of the bit is ignored.

GPT5AME Bit (GTIOC5A Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC5A pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR4.OSF4 flag (when the OCSR4.OCE4 bit is 1), the SPOER.GPT46HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POE5CR10 register and the POE5CMPFR.CjFLAG flag.

When setting this bit to 1, set the POE5CR3.GPT5ABZE bit to 0. When the POE5CR3.GPT5ABZE bit is 1, the setting of the bit is ignored.

GPT5BME Bit (GTIOC5B Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC5B pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR4.OSF4 flag (when the OCSR4.OCE4 bit is 1), the SPOER.GPT46HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POE5CR10 register and the POE5CMPFR.CjFLAG flag.

When setting this bit to 1, set the POE5CR3.GPT5ABZE bit to 0. When the POE5CR3.GPT5ABZE bit is 1, the setting of the bit is ignored.

GPT6AME Bit (GTIOC6A Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC6A pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR4.OSF4 flag (when the OCSR4.OCE4 bit is 1), the SPOER.GPT46HIZ bit, the ICSR6.OSTSTF flag

(when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR10 register and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR3.GPT6ABZE bit to 0. When the POECR3.GPT6ABZE bit is 1, the setting of the bit is ignored.

GPT6BME Bit (GTIOC6B Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC6B pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR4.OSF4 flag (when the OCSR4.OCE4 bit is 1), the SPOER.GPT46HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR10 register and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR3.GPT6ABZE bit to 0. When the POECR3.GPT6ABZE bit is 1, the setting of the bit is ignored.

GPT7AME Bit (GTIOC7A Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC7A pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR5.OSF5 flag (when the OCSR5.OCE5 bit is 1), the SPOER.GPT79HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR11 register and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR3.GPT7ABZE bit to 0. When the POECR3.GPT7ABZE bit is 1, the setting of the bit is ignored.

GPT7BME Bit (GTIOC7B Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC7B pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR5.OSF5 flag (when the OCSR5.OCE5 bit is 1), the SPOER.GPT79HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POE_mF flag additionally selected in the POECR11 register and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR3.GPT7ABZE bit to 0. When the POECR3.GPT7ABZE bit is 1, the setting of the bit is ignored.

23.2.38 Port Mode Mask Control Register 3 (PMMCR3)

Address(es): POE.PMMCR3 0009 E436h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	GPT9B ME	GPT9A ME	GPT8B ME	GPT8A ME
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	GPT8AME	GTIOC8A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b1	GPT8BME	GTIOC8B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b2	GPT9AME	GTIOC9A Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b3	GPT9BME	GTIOC9B Pin Port Mode Mask Enable	0: Switching to the general I/O port pin is disabled. 1: Switching to the general I/O port pin is enabled.	R/W*1
b15 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The PMMCR3 register is used to mask the settings of the PMR register related to the GPTW output pins (GPTW8 and GPTW9).

GPT8AME Bit (GTIOC8A Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC8A pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR5.OSF5 flag (when the OCSR5.OCE5 bit is 1), the SPOER.GPT79HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag (n = 1 to 5, 7 to 10; m = 0, 4, 8, 10, 11, 12, 9, 13, 14) additionally selected in the POECR11 register and the POECMPFR.CjFLAG flag (j = 0 to 5).

When setting this bit to 1, set the POECR3.GPT8ABZE bit to 0. When the POECR3.GPT8ABZE bit is 1, the setting of the bit is ignored.

OGPT8BME Bit (GTIOC8B Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC8B pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR5.OSF5 flag (when the OCSR5.OCE5 bit is 1), the SPOER.GPT79HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POECR11 register and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR3.GPT8ABZE bit to 0. When the POECR3.GPT8ABZE bit is 1, the setting of the bit is ignored.

GPT9AME Bit (GTIOC9A Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC9A pin to the general I/O port when one of the following flags and bit is set to 1: the OCSR5.OSF5 flag (when the OCSR5.OCE5 bit is 1), the SPOER.GPT79HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POECR11 register and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR3.GPT9ABZE bit to 0. When the POECR3.GPT9ABZE bit is 1, the setting of the bit is ignored.

GPT9BME Bit (GTIOC9B Pin Port Mode Mask Enable)

This bit specifies whether switching the GTIOC9B pin to the general I/O port when one of the following flags and bit is

set to 1: the OCSR5.OSF5 flag (when the OCSR5.OCE5 bit is 1), the SPOER.GPT79HIZ bit, the ICSR6.OSTSTF flag (when the ICSR6.OSTSTE bit is 1), the ICSRn.POEmF flag additionally selected in the POECR11 register and the POECMPFR.CjFLAG flag.

When setting this bit to 1, set the POECR3.GPT9ABZE bit to 0. When the POECR3.GPT9ABZE bit is 1, the setting of the bit is ignored.

23.2.39 Port Output Enable Comparator Output Detection Flag Register (POECMPFR)

Address(es): POE.POECMPFR 0009 E426h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	C5FLAG	C4FLAG	C3FLAG	C2FLAG	C1FLAG	C0FLAG
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	C0FLAG	Comparator Channel 0 Output Detection Flag	0: Comparator output not detected 1: Comparator output detected	R/(W) *1
b1	C1FLAG	Comparator Channel 1 Output Detection Flag	0: Comparator output not detected 1: Comparator output detected	R/(W) *1
b2	C2FLAG	Comparator Channel 2 Output Detection Flag	0: Comparator output not detected 1: Comparator output detected	R/(W) *1
b3	C3FLAG	Comparator Channel 3 Output Detection Flag	0: Comparator output not detected 1: Comparator output detected	R/(W) *1
b4	C4FLAG	Comparator Channel 4 Output Detection Flag	0: Comparator output not detected 1: Comparator output detected	R/(W) *1
b5	C5FLAG	Comparator Channel 5 Output Detection Flag	0: Comparator output not detected 1: Comparator output detected	R/(W) *1
b15 to b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. The flag can only be set to 0 by writing 0 after reading 1.

CjFLAG Flag (Comparator Channel j Output Detection Flag) (j = 0 to 5)

This flag indicates whether each comparator output is detected or not detected.

[Setting condition]

- A change from low level to high level in the comparator output is detected.
 - When the comparator is set to non-inverted output, the input voltage changes from lower to higher than the reference voltage
 - When the comparator is set to inverted output, the input voltage changes from higher to lower than the reference voltage

[Clearing condition]

- By writing 0 to the CjFLAG flag after reading CjFLAG = 1

23.2.40 Port Output Enable Comparator Request Select Register (POECMPSEL)

Address(es): POE.POECMPSEL 0009 E428h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	POERE Q5	POERE Q4	POERE Q3	POERE Q2	POERE Q1	POERE Q0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	POEREQ0	Comparator Channel 0 Output Disabling Request Enable	0: Disables output disabling request generation upon comparator output detection. 1: Enables output disabling request generation upon comparator output detection.	R/W*1
b1	POEREQ1	Comparator Channel 1 Output Disabling Request Enable	0: Disables output disabling request generation upon comparator output detection. 1: Enables output disabling request generation upon comparator output detection.	R/W*1
b2	POEREQ2	Comparator Channel 2 Output Disabling Request Enable	0: Disables output disabling request generation upon comparator output detection. 1: Enables output disabling request generation upon comparator output detection.	R/W*1
b3	POEREQ3	Comparator Channel 3 Output Disabling Request Enable	0: Disables output disabling request generation upon comparator output detection. 1: Enables output disabling request generation upon comparator output detection.	R/W*1
b4	POEREQ4	Comparator Channel 4 Output Disabling Request Enable	0: Disables output disabling request generation upon comparator output detection. 1: Enables output disabling request generation upon comparator output detection.	R/W*1
b5	POEREQ5	Comparator Channel 5 Output Disabling Request Enable	0: Disables output disabling request generation upon comparator output detection. 1: Enables output disabling request generation upon comparator output detection.	R/W*1
b15 to b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECMPSEL register sets a comparator output detection flag to use as a control condition to disable the outputs.

POEREQj Bit (Comparator Channel j Output Disabling Request Enable) (j = 0 to 5)

This bit disables or enables output disabling request generation in response to each comparator output detection. An output disabling request is generated when one of the comparator outputs is detected.

23.2.41 Port Output Enable Comparator Request Extended Selection Register m (POECMPEXm) (m = 0 to 8)

Address(es): POE.POECMPEX0 0009 E438h, POE.POECMPEX1 0009 E439h, POE.POECMPEX2 0009 E43Ah, POE.POECMPEX3 0009 E43Bh, POE.POECMPEX4 0009 E43Ch, POE.POECMPEX5 0009 E43Dh, POE.POECMPEX6 0009 E458h, POE.POECMPEX7 0009 E459h, POE.POECMPEX8 0009 E45Ah

b7	b6	b5	b4	b3	b2	b1	b0
—	—	POERE Q5	POERE Q4	POERE Q3	POERE Q2	POERE Q1	POERE Q0
Value after reset:	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	POEREQ0	Comparator Channel 0 Output Disabling Request Enable	0: Disables output disabling request generation upon comparator output detection. 1: Enables output disabling request generation upon comparator output detection.	R/W*1
b1	POEREQ1	Comparator Channel 1 Output Disabling Request Enable	0: Disables output disabling request generation upon comparator output detection. 1: Enables output disabling request generation upon comparator output detection.	R/W*1
b2	POEREQ2	Comparator Channel 2 Output Disabling Request Enable	0: Disables output disabling request generation upon comparator output detection. 1: Enables output disabling request generation upon comparator output detection.	R/W*1
b3	POEREQ3	Comparator Channel 3 Output Disabling Request Enable	0: Disables output disabling request generation upon comparator output detection. 1: Enables output disabling request generation upon comparator output detection.	R/W*1
b4	POEREQ4	Comparator Channel 4 Output Disabling Request Enable	0: Disables output disabling request generation upon comparator output detection. 1: Enables output disabling request generation upon comparator output detection.	R/W*1
b5	POEREQ5	Comparator Channel 5 Output Disabling Request Enable	0: Disables output disabling request generation upon comparator output detection. 1: Enables output disabling request generation upon comparator output detection.	R/W*1
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECMPEXm register specifies the comparator output detection flag to use as a control condition to disable the outputs.

The register can select a source for each output pin group where as the POECMPSEL register selects the source for all pins. Table 23.4 lists the output pin groups and the corresponding POECMPEXm registers.

Table 23.4 Output Pin Groups and Corresponding POECMPEXm Registers

Output Pin Group	Corresponding POECMPEXm Register	Corresponding CFLAG Add Bit
MTU3, MTU4	POECMPEX0	POECR4.CMADDMT34ZE
MTU6, MTU7	POECMPEX1	POECR4B.CMADDMT67ZE
MTU0	POECMPEX2	POECR5.CMADDMT0ZE
MTU9	POECMPEX3	POECR8.CMADDMT9ZE
GPTW0, GPTW1	POECMPEX4	POECR6.CMADDGPT01ZE
GPTW2, GPTW3	POECMPEX5	POECR6B.CMADDGPT23ZE
GPTW0 to GPTW2	POECMPEX6	POECR9.CMADDGPT02ZE
GPTW4 to GPTW6	POECMPEX7	POECR10.CMADDGPT46ZE
GPTW7 to GPTW9	POECMPEX8	POECR11.CMADDGPT79ZE

POEREQj Bit (Comparator Channel j Output Disabling Request Enable) (j = 0 to 5)

This bit disables or enables output disabling request generation in response to each comparator output detection. An output disabling request is generated when one of the comparator outputs is detected.

23.2.42 MTU0 Pin Select Register 1 (M0SELR1)

Address(es): POE.M0SELR1 0009 E460h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M0ASEL[3:0]	MTU0-A (MTIOC0A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any MTIOC0A pin. 0 0 0 1: Perform the output disabling control for the PB3 as the MTIOC0A pin. 0 0 1 0: Perform the output disabling control for the P31 as the MTIOC0A pin.*2 Settings other than above are prohibited.	R/W*1
b7 to b4	M0BSEL[3:0]	MTU0-B (MTIOC0B) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any MTIOC0B pin. 0 0 0 1: Perform the output disabling control for the PB2 as the MTIOC0B pin. 0 0 1 0: Perform the output disabling control for the P30 as the MTIOC0B pin.*2 0 0 1 1: Perform the output disabling control for the PC0 as the MTIOC0B pin.*3 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin, 112-pin, 100-pin, and 80-pin products.

Note 3. This is only selectable in 144-pin products.

The M0SELR1 register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the MTU0-A and MTU0-B pins respectively.

M0ASEL[3:0] Bits (MTU0-A (MTIOC0A) Pin Select)


Selects a relevant MTIOC0A pin to the output disabling control.

M0BSEL[3:0] Bits (MTU0-B (MTIOC0B) Pin Select)

Selects a relevant MTIOC0B pin to the output disabling control.

23.2.43 MTU0 Pin Select Register 2 (M0SELR2)

Address(es): POE.M0SELR2 0009 E461h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M0CSEL[3:0]	MTU0-C (MTIOC0C) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any MTIOC0C pin. 0 0 0 1: Perform the output disabling control for the PB1 as the MTIOC0C pin. 0 0 1 0: Perform the output disabling control for the P27 as the MTIOC0C pin.*2 0 0 1 1: Perform the output disabling control for the PC1 as the MTIOC0C pin.*3 Settings other than above are prohibited.	R/W*1
b7 to b4	M0DSEL[3:0]	MTU0-D (MTIOC0D) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any MTIOC0D pin. 0 0 0 1: Perform the output disabling control for the PB0 as the MTIOC0D pin. 0 0 1 1: Perform the output disabling control for the PC2 as the MTIOC0D pin.*3 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin and 112-pin products, 100-pin products with PGA pseudo-differential input, and 80-pin products.

Note 3. This is only selectable in 144-pin products.

The M0SELR2 register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the MTU0-C and MTU0-D pins respectively.

M0CSEL[3:0] Bits (MTU0-C (MTIOC0C) Pin Select)


Selects a relevant MTIOC0C pin to the output disabling control.

M0DSEL[3:0] Bits (MTU0-D (MTIOC0D) Pin Select)

Selects a relevant MTIOC0D pin to the output disabling control.

23.2.44 MTU3 Pin Select Register (M3SELR)

Address(es): POE.M3SELR 0009 E462h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M3BSEL[3:0]	MTU3-B (MTIOC3B) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any MTIOC3B pin. 0 0 0 1: Perform the output disabling control for the P71 as the MTIOC3B pin. 0 0 1 0: Perform the output disabling control for the P12 as the MTIOC3B pin.*2 Settings other than above are prohibited.	R/W*1
b7 to b4	M3DSEL[3:0]	MTU3-D (MTIOC3D) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any MTIOC3D pin. 0 0 0 1: Perform the output disabling control for the P74 as the MTIOC3D pin. 0 0 1 0: Perform the output disabling control for the P15 as the MTIOC3D pin.*2 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin products.

The M3SELR register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the MTU3-B and MTU3-D pins respectively.

M3BSEL[3:0] Bits (MTU3-B (MTIOC3B) Pin Select)

Selects a relevant MTIOC3B pin to the output disabling control.

M3DSEL[3:0] Bits (MTU3-D (MTIOC3D) Pin Select)

Selects a relevant MTIOC3D pin to the output disabling control.

23.2.45 MTU4 Pin Select Register 1 (M4SELR1)

Address(es): POE.M4SELR1 0009 E463h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M4ASEL[3:0]	MTU4-A (MTIOC4A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any MTIOC4A pin. 0 0 0 1: Perform the output disabling control for the P72 as the MTIOC4A pin. 0 0 1 0: Perform the output disabling control for the P13 as the MTIOC4A pin.*2 Settings other than above are prohibited.	R/W*1
b7 to b4	M4CSEL[3:0]	MTU4-C (MTIOC4C) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any MTIOC4C pin. 0 0 0 1: Perform the output disabling control for the P75 as the MTIOC4C pin. 0 0 1 0: Perform the output disabling control for the P16 as the MTIOC4C pin.*2 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin products.

The M4SELR1 register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the MTU4-A and MTU4-C pins respectively.

M4ASEL[3:0] Bits (MTU4-A (MTIOC4A) Pin Select)


Selects a relevant MTIOC4A pin to the output disabling control.

M4CSEL[3:0] Bits (MTU4-C (MTIOC4C) Pin Select)

Selects a relevant MTIOC4C pin to the output disabling control.

23.2.46 MTU4 Pin Select Register 2 (M4SELR2)

Address(es): POE.M4SELR2 0009 E464h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M4BSEL[3:0]	MTU4-B (MTIOC4B) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any MTIOC4B pin. 0 0 0 1: Perform the output disabling control for the P73 as the MTIOC4B pin. 0 0 1 0: Perform the output disabling control for the P14 as the MTIOC4B pin.*2 Settings other than above are prohibited.	R/W*1
b7 to b4	M4DSEL[3:0]	MTU4-D (MTIOC4D) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any MTIOC4D pin. 0 0 0 1: Perform the output disabling control for the P76 as the MTIOC4D pin. 0 0 1 0: Perform the output disabling control for the P17 as the MTIOC4D pin.*2 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin products.

The M4SELR2 register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the MTU4-B and MTU4-D pins respectively.

M4BSEL[3:0] Bits (MTU4-B (MTIOC4B) Pin Select)

Selects a relevant MTIOC4B pin to the output disabling control.

M4DSEL[3:0] Bits (MTU4-D (MTIOC4D) Pin Select)

Selects a relevant MTIOC4D pin to the output disabling control.

23.2.47 MTU6 Pin Select Register (M6SELR)

Address(es): POE.M6SELR 0009 E465h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M6BSEL[3:0]	MTU6-B (MTIOC6B) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any MTIOC6B pin. 0 0 0 1: Perform the output disabling control for the P95 as the MTIOC6B pin. Settings other than above are prohibited.	R/W*1
b7 to b4	M6DSEL[3:0]	MTU6-D (MTIOC6D) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any MTIOC6D pin. 0 0 0 1: Perform the output disabling control for the P92 as the MTIOC6D pin. Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

The M6SELR register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the MTU6-B and MTU6-D pins respectively.

M6BSEL[3:0] Bits (MTU6-B (MTIOC6B) Pin Select)


Selects a relevant MTIOC6B pin to the output disabling control.

M6DSEL[3:0] Bits (MTU6-D (MTIOC6D) Pin Select)

Selects a relevant MTIOC6D pin to the output disabling control.

23.2.48 MTU7 Pin Select Register 1 (M7SELR1)

Address(es): POE.M7SELR1 0009 E466h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M7ASEL[3:0]	MTU7-A (MTIOC7A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any MTIOC7A pin. 0 0 0 1: Perform the output disabling control for the P94 as the MTIOC7A pin. Settings other than above are prohibited.	R/W*1
b7 to b4	M7CSEL[3:0]	MTU7-C (MTIOC7C) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any MTIOC7C pin. 0 0 0 1: Perform the output disabling control for the P91 as the MTIOC7C pin. Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

The M7SELR1 register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the MTU7-A and MTU7-C pins respectively.

M7ASEL[3:0] Bits (MTU7-A (MTIOC7A) Pin Select)


Selects a relevant MTIOC7A pin to the output disabling control.

M7CSEL[3:0] Bits (MTU7-C (MTIOC7C) Pin Select)

Selects a relevant MTIOC7C pin to the output disabling control.

23.2.49 MTU7 Pin Select Register 2 (M7SELR2)

Address(es): POE.M7SELR2 0009 E467h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M7BSEL[3:0]	MTU7-B (MTIOC7B) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any MTIOC7B pin. 0 0 0 1: Perform the output disabling control for the P93 as the MTIOC7B pin. Settings other than above are prohibited.	R/W*1
b7 to b4	M7DSEL[3:0]	MTU7-D (MTIOC7D) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any MTIOC7D pin. 0 0 0 1: Perform the output disabling control for the P90 as the MTIOC7D pin. Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

The M7SELR2 register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the MTU7-B and MTU7-D pins respectively.

M7BSEL[3:0] Bits (MTU7-B (MTIOC7B) Pin Select)


Selects a relevant MTIOC7B pin to the output disabling control.

M7DSEL[3:0] Bits (MTU7-D (MTIOC7D) Pin Select)

Selects a relevant MTIOC7D pin to the output disabling control.

23.2.50 MTU9 Pin Select Register 1 (M9SELR1)

Address(es): POE.M9SELR1 0009 E468h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M9ASEL[3:0]	MTU9-A (MTIOC9A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any MTIOC9A pin. 0 0 0 1: Perform the output disabling control for the PD7 as the MTIOC9A pin. 0 0 1 0: Perform the output disabling control for the P21 as the MTIOC9A pin. 0 0 1 1: Perform the output disabling control for the P00 as the MTIOC9A pin. 0 1 0 0: Perform the output disabling control for the P26 as the MTIOC9A pin.*2 0 1 0 1: Perform the output disabling control for the P35 as the MTIOC9A pin.*2 Settings other than above are prohibited.	R/W*1
b7 to b4	M9BSEL[3:0]	MTU9-B (MTIOC9B) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any MTIOC9B pin. 0 0 0 1: Perform the output disabling control for the PE0 as the MTIOC9B pin.*3 0 0 1 0: Perform the output disabling control for the PC4 as the MTIOC9B pin.*2 0 0 1 1: Perform the output disabling control for the P10 as the MTIOC9B pin.*4 0 1 0 0: Perform the output disabling control for the P22 as the MTIOC9B pin. 0 1 0 1: Perform the output disabling control for the P34 as the MTIOC9B pin.*2 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin products.

Note 3. This is only selectable in 144-pin, 112-pin, and 100-pin products.

Note 4. This is only selectable in 144-pin, 112-pin, 100-pin, and 80-pin products.

The M9SELR1 register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the MTU9-A and MTU9-B pins respectively.

M9ASEL[3:0] Bits (MTU9-A (MTIOC9A) Pin Select)


Selects a relevant MTIOC9A pin to the output disabling control.

M9BSEL[3:0] Bits (MTU9-B (MTIOC9B) Pin Select)

Selects a relevant MTIOC9B pin to the output disabling control.

23.2.51 MTU9 Pin Select Register 2 (M9SELR2)

Address(es): POE.M9SELR2 0009 E469h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M9CSEL[3:0]	MTU9-C (MTIOC9C) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any MTIOC9C pin. 0 0 0 1: Perform the output disabling control for the PD6 as the MTIOC9C pin. 0 0 1 0: Perform the output disabling control for the P20 as the MTIOC9C pin. 0 0 1 1: Perform the output disabling control for the P01 as the MTIOC9C pin. 0 1 0 0: Perform the output disabling control for the P25 as the MTIOC9C pin.*2 0 1 0 1: Perform the output disabling control for the PC6 as the MTIOC9C pin.*2 Settings other than above are prohibited.	R/W*1
b7 to b4	M9DSEL[3:0]	MTU9-D (MTIOC9D) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any MTIOC9D pin. 0 0 0 1: Perform the output disabling control for the PE1 as the MTIOC9D pin.*3 0 0 1 0: Perform the output disabling control for the PC3 as the MTIOC9D pin.*2 0 0 1 1: Perform the output disabling control for the PE5 as the MTIOC9D pin.*3 0 1 0 0: Perform the output disabling control for the P11 as the MTIOC9D pin. 0 1 0 1: Perform the output disabling control for the PC5 as the MTIOC9D pin.*2 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin products.

Note 3. This is only selectable in 144-pin, 112-pin, and 100-pin products.

The M9SELR2 register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the MTU9-C and MTU9-D pins respectively.

M9CSEL[3:0] Bits (MTU9-C (MTIOC9C) Pin Select)


Selects a relevant MTIOC9C pin to the output disabling control.

M9DSEL[3:0] Bits (MTU9-D (MTIOC9D) Pin Select)

Selects a relevant MTIOC9D pin to the output disabling control.

23.2.52 GPTW0 Pin Select Register (G0SELR)

Address(es): POE.G0SELR 0009 E46Ah



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	G0ASEL[3:0]	GPTW0-A (GTIOC0A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any GTIOC0A pin. 0 0 0 1: Perform the output disabling control for the P71 as the GTIOC0A pin. 0 0 1 0: Perform the output disabling control for the PD7 as the GTIOC0A pin. 0 0 1 1: Perform the output disabling control for the P12 as the GTIOC0A pin.*2 0 1 0 0: Perform the output disabling control for the PD2 as the GTIOC0A pin.*3 0 1 0 1: Perform the output disabling control for the PG1 as the GTIOC0A pin.*2 Settings other than above are prohibited.	R/W*1
b7 to b4	G0BSEL[3:0]	GPTW0-B (GTIOC0B) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any GTIOC0B pin. 0 0 0 1: Perform the output disabling control for the P74 as the GTIOC0B pin. 0 0 1 0: Perform the output disabling control for the PD6 as the GTIOC0B pin. 0 0 1 1: Perform the output disabling control for the P15 as the GTIOC0B pin.*2 0 1 0 0: Perform the output disabling control for the PD1 as the GTIOC0B pin.*4 0 1 0 1: Perform the output disabling control for the PG2 as the GTIOC0B pin.*2 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin products.

Note 3. This is only selectable in 144-pin, 112-pin, 100-pin, and 80-pin products.

Note 4. This is only selectable in 144-pin and 112-pin products and 100-pin products without USB.

The G0SELR register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the GPTW0-A and GPTW0-B pins respectively.

G0ASEL[3:0] Bits (GPTW0-A (GTIOC0A) Pin Select)


Selects a relevant GTIOC0A pin to the output disabling control.

G0BSEL[3:0] Bits (GPTW0-B (GTIOC0B) Pin Select)

Selects a relevant GTIOC0B pin to the output disabling control.

23.2.53 GPTW1 Pin Select Register (G1SELR)

Address(es): POE.G1SELR 0009 E46Bh



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	G1ASEL[3:0]	GPTW1-A (GTIOC1A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any GTIOC1A pin. 0 0 0 1: Perform the output disabling control for the P72 as the GTIOC1A pin. 0 0 1 0: Perform the output disabling control for the PD5 as the GTIOC1A pin. 0 0 1 1: Perform the output disabling control for the P13 as the GTIOC1A pin.*2 0 1 0 0: Perform the output disabling control for the PD0 as the GTIOC1A pin.*3 0 1 0 1: Perform the output disabling control for the PK2 as the GTIOC1A pin.*2 Settings other than above are prohibited.	R/W*1
b7 to b4	G1BSEL[3:0]	GPTW1-B (GTIOC1B) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any GTIOC1B pin. 0 0 0 1: Perform the output disabling control for the P75 as the GTIOC1B pin. 0 0 1 0: Perform the output disabling control for the PD4 as the GTIOC1B pin. 0 0 1 1: Perform the output disabling control for the P16 as the GTIOC1B pin.*2 0 1 0 0: Perform the output disabling control for the PB7 as the GTIOC1B pin.*3 0 1 0 1: Perform the output disabling control for the PG0 as the GTIOC1B pin.*2 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin products.

Note 3. This is only selectable in 144-pin and 112-pin products and 100-pin products without USB.

The G1SELR register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the GPTW1-A and GPTW1-B pins respectively.

G1ASEL[3:0] Bits (GPTW1-A (GTIOC1A) Pin Select)


Selects a relevant GTIOC1A pin to the output disabling control.

G1BSEL[3:0] Bits (GPTW1-B (GTIOC1B) Pin Select)

Selects a relevant GTIOC1B pin to the output disabling control.

23.2.54 GPTW2 Pin Select Register (G2SELR)

Address(es): POE.G2SELR 0009 E46Ch



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	G2ASEL[3:0]	GPTW2-A (GTIOC2A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any GTIOC2A pin. 0 0 0 1: Perform the output disabling control for the P73 as the GTIOC2A pin. 0 0 1 0: Perform the output disabling control for the PD3 as the GTIOC2A pin. 0 0 1 1: Perform the output disabling control for the P14 as the GTIOC2A pin.*2 0 1 0 0: Perform the output disabling control for the PB6 as the GTIOC2A pin. 0 1 0 1: Perform the output disabling control for the PK0 as the GTIOC2A pin.*2 Settings other than above are prohibited.	R/W*1
b7 to b4	G2BSEL[3:0]	GPTW2-B (GTIOC2B) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any GTIOC2B pin. 0 0 0 1: Perform the output disabling control for the P76 as the GTIOC2B pin. 0 0 1 0: Perform the output disabling control for the PD2 as the GTIOC2B pin.*3 0 0 1 1: Perform the output disabling control for the P17 as the GTIOC2B pin.*2 0 1 0 0: Perform the output disabling control for the PB5 as the GTIOC2B pin. 0 1 0 1: Perform the output disabling control for the PK1 as the GTIOC2B pin.*2 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin products.

Note 3. This is only selectable in 144-pin, 112-pin, 100-pin, and 80-pin products.

The G2SELR register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the GPTW2-A and GPTW2-B pins respectively.

G2ASEL[3:0] Bits (GPTW2-A (GTIOC2A) Pin Select)


Selects a relevant GTIOC2A pin to the output disabling control.

G2BSEL[3:0] Bits (GPTW2-B (GTIOC2B) Pin Select)

Selects a relevant GTIOC2B pin to the output disabling control.

23.2.55 GPTW3 Pin Select Register (G3SELR)

Address(es): POE.G3SELR 0009 E46Dh



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	G3ASEL[3:0]	GPTW3-A (GTIOC3A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any GTIOC3A pin. 0 0 0 1: Perform the output disabling control for the P32 as the GTIOC3A pin.*2 0 0 1 0: Perform the output disabling control for the PD1 as the GTIOC3A pin.*3 0 0 1 1: Perform the output disabling control for the PE5 as the GTIOC3A pin.*2 0 1 0 0: Perform the output disabling control for the PD7 as the GTIOC3A pin. Settings other than above are prohibited.	R/W*1
b7 to b4	G3BSEL[3:0]	GPTW3-B (GTIOC3B) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any GTIOC3B pin. 0 0 0 1: Perform the output disabling control for the P33 as the GTIOC3B pin.*2 0 0 1 0: Perform the output disabling control for the PD0 as the GTIOC3B pin.*3 0 0 1 1: Perform the output disabling control for the P11 as the GTIOC3B pin. 0 1 0 0: Perform the output disabling control for the PD6 as the GTIOC3B pin. Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin, 112-pin, and 100-pin products.

Note 3. This is only selectable in 144-pin and 112-pin products and 100-pin products without USB.

The G3SELR register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the GPTW3-A and GPTW3-B pins respectively.

G3ASEL[3:0] Bits (GPTW3-A (GTIOC3A) Pin Select)

Selects a relevant GTIOC3A pin to the output disabling control.

G3BSEL[3:0] Bits (GPTW3-B (GTIOC3B) Pin Select)

Selects a relevant GTIOC3B pin to the output disabling control.

23.2.56 GPTW4 Pin Select Register (G4SELR)

Address(es): POE.G4SELR 0009 E46Eh



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	G4ASEL[3:0]	GPTW4-A (GTIOC4A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any GTIOC4A pin. 0 0 0 1: Perform the output disabling control for the P95 as the GTIOC4A pin. 0 0 1 0: Perform the output disabling control for the P71 as the GTIOC4A pin. Settings other than above are prohibited.	R/W*1
b7 to b4	G4BSEL[3:0]	GPTW4-B (GTIOC4B) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any GTIOC4B pin. 0 0 0 1: Perform the output disabling control for the P92 as the GTIOC4B pin. 0 0 1 0: Perform the output disabling control for the P74 as the GTIOC4B pin. Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

The G4SELR register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the GPTW4-A and GPTW4-B pins respectively.

G4ASEL[3:0] Bits (GPTW4-A (GTIOC4A) Pin Select)


Selects a relevant GTIOC4A pin to the output disabling control.

G4BSEL[3:0] Bits (GPTW4-B (GTIOC4B) Pin Select)

Selects a relevant GTIOC4B pin to the output disabling control.

23.2.57 GPTW5 Pin Select Register (G5SELR)

Address(es): POE.G5SELR 0009 E46Fh



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	G5ASEL[3:0]	GPTW5-A (GTIOC5A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any GTIOC5A pin. 0 0 0 1: Perform the output disabling control for the P94 as the GTIOC5A pin. 0 0 1 0: Perform the output disabling control for the P72 as the GTIOC5A pin. Settings other than above are prohibited.	R/W*1
b7 to b4	G5BSEL[3:0]	GPTW5-B (GTIOC5B) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any GTIOC5B pin. 0 0 0 1: Perform the output disabling control for the P91 as the GTIOC5B pin. 0 0 1 0: Perform the output disabling control for the P75 as the GTIOC5B pin. Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

The G5SELR register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the GPTW5-A and GPTW5-B pins respectively.

G5ASEL[3:0] Bits (GPTW5-A (GTIOC5A) Pin Select)


Selects a relevant GTIOC5A pin to the output disabling control.

G5BSEL[3:0] Bits (GPTW5-B (GTIOC5B) Pin Select)

Selects a relevant GTIOC5B pin to the output disabling control.

23.2.58 GPTW6 Pin Select Register (G6SELR)

Address(es): POE.G6SELR 0009 E470h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	G6ASEL[3:0]	GPTW6-A (GTIOC6A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any GTIOC6A pin. 0 0 0 1: Perform the output disabling control for the P93 as the GTIOC6A pin. 0 0 1 0: Perform the output disabling control for the P73 as the GTIOC6A pin. Settings other than above are prohibited.	R/W*1
b7 to b4	G6BSEL[3:0]	GPTW6-B (GTIOC6B) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any GTIOC6B pin. 0 0 0 1: Perform the output disabling control for the P90 as the GTIOC6B pin. 0 0 1 0: Perform the output disabling control for the P76 as the GTIOC6B pin. Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

The G6SELR register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the GPTW6-A and GPTW6-B pins respectively.

G6ASEL[3:0] Bits (GPTW6-A (GTIOC6A) Pin Select)

Selects a relevant GTIOC6A pin to the output disabling control.

G6BSEL[3:0] Bits (GPTW6-B (GTIOC6B) Pin Select)

Selects a relevant GTIOC6B pin to the output disabling control.

23.2.59 GPTW7 Pin Select Register (G7SELR)

Address(es): POE.G7SELR 0009 E471h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	G7ASEL[3:0]	GPTW7-A (GTIOC7A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any GTIOC7A pin. 0 0 0 1: Perform the output disabling control for the P95 as the GTIOC7A pin. 0 0 1 0: Perform the output disabling control for the P12 as the GTIOC7A pin.*2 Settings other than above are prohibited.	R/W*1
b7 to b4	G7BSEL[3:0]	GPTW7-B (GTIOC7B) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any GTIOC7B pin. 0 0 0 1: Perform the output disabling control for the P92 as the GTIOC7B pin. 0 0 1 0: Perform the output disabling control for the P15 as the GTIOC7B pin.*2 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin products.

The G7SELR register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the GPTW7-A and GPTW7-B pins respectively.

G7ASEL[3:0] Bits (GPTW7-A (GTIOC7A) Pin Select)


Selects a relevant GTIOC7A pin to the output disabling control.

G7BSEL[3:0] Bits (GPTW7-B (GTIOC7B) Pin Select)

Selects a relevant GTIOC7B pin to the output disabling control.

23.2.60 GPTW8 Pin Select Register (G8SELR)

Address(es): POE.G8SELR 0009 E472h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	G8ASEL[3:0]	GPTW8-A (GTIOC8A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any GTIOC8A pin. 0 0 0 1: Perform the output disabling control for the P94 as the GTIOC8A pin. 0 0 1 0: Perform the output disabling control for the P13 as the GTIOC8A pin.*2 Settings other than above are prohibited.	R/W*1
b7 to b4	G8BSEL[3:0]	GPTW8-B (GTIOC8B) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any GTIOC8B pin. 0 0 0 1: Perform the output disabling control for the P91 as the GTIOC8B pin. 0 0 1 0: Perform the output disabling control for the P16 as the GTIOC8B pin.*2 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin products.

The G8SELR register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the GPTW8-A and GPTW8-B pins respectively.

G8ASEL[3:0] Bits (GPTW8-A (GTIOC8A) Pin Select)


Selects a relevant GTIOC8A pin to the output disabling control.

G8BSEL[3:0] Bits (GPTW8-B (GTIOC8B) Pin Select)

Selects a relevant GTIOC8B pin to the output disabling control.

23.2.61 GPTW9 Pin Select Register (G9SELR)

Address(es): POE.G9SELR 0009 E473h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	G9ASEL[3:0]	GPTW9-A (GTIOC9A) Pin Select	b3 b0 0 0 0 0: Does not perform the output disabling control for any GTIOC9A pin. 0 0 0 1: Perform the output disabling control for the P93 as the GTIOC9A pin. 0 0 1 0: Perform the output disabling control for the P14 as the GTIOC9A pin.*2 Settings other than above are prohibited.	R/W*1
b7 to b4	G9BSEL[3:0]	GPTW9-B (GTIOC9B) Pin Select	b7 b4 0 0 0 0: Does not perform the output disabling control for any GTIOC9B pin. 0 0 0 1: Perform the output disabling control for the P90 as the GTIOC9B pin. 0 0 1 0: Perform the output disabling control for the P17 as the GTIOC9B pin.*2 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

Note 2. This is only selectable in 144-pin products.

The G9SELR register is an 8-bit readable/writable register, and selects relevant pins to the output disabling control from the GPTW9-A and GPTW9-B pins respectively.

G9ASEL[3:0] Bits (GPTW9-A (GTIOC9A) Pin Select)

Selects a relevant GTIOC9A pin to the output disabling control.

G9BSEL[3:0] Bits (GPTW9-B (GTIOC9B) Pin Select)

Selects a relevant GTIOC9B pin to the output disabling control.

23.3 Operation

The following shows the target pins and conditions for output disabling control.

(1) MTU3 pins (MTIOC3B, MTIOC3D)

When one of the following conditions is satisfied while the POECR2.MTU3BDZE bit is 1, the pins become high-impedance. Furthermore, when the POECR2.MTU3BDZE bit is 0 and the PMMCR1.MTU3BME and MTU3DME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the MTIOC3B and MTIOC3D pins
When the OCSR1.OSF1 flag becomes 1 while the OCSR1.OCE1 bit is 1.
- SPOER setting
When the SPOER.MTUCH34HIZ bit is set to 1.
- Conditions added by POECR4
When the ICSR1.POE0F flag becomes 1 while the POECR4.IC1ADDMT34ZE bit is 1.
When the ICSR2.POE4F flag becomes 1 while the POECR4.IC2ADDMT34ZE bit is 1.
When the ICSR3.POE8F flag becomes 1 while the POECR4.IC3ADDMT34ZE bit and the ICSR3.POE8E bit are 1.
When the ICSR4.POE10F flag becomes 1 while the POECR4.IC4ADDMT34ZE bit and the ICSR4.POE10E bit are 1.
When the ICSR5.POE11F flag becomes 1 while the POECR4.IC5ADDMT34ZE bit and the ICSR5.POE11E bit are 1.
When the ICSR7.POE12F flag becomes 1 while the POECR4.IC6ADDMT34ZE bit and the ICSR7.POE12E bit are 1.
When the ICSR8.POE9F flag becomes 1 while the POECR4.IC8ADDMT34ZE bit and the ICSR8.POE9E bit are 1.
When the ICSR9.POE13F flag becomes 1 while the POECR4.IC9ADDMT34ZE bit and the ICSR9.POE13E bit are 1.
When the ICSR10.POE14F flag becomes 1 while the POECR4.IC10ADDMT34ZE bit and the ICSR10.POE14E bit are 1.
- Comparator output detection
When the POECMPFR.COFLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPEX0.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.
When the POECMPFR.C1FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPEX0.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.
When the POECMPFR.C2FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPEX0.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.
When the POECMPFR.C3FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPEX0.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.
When the POECMPFR.C4FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPEX0.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.
When the POECMPFR.C5FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPEX0.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.
- Detection of oscillation stop
When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(2) MTU4 pins (MTIOC4A, MTIOC4C)

When one of the following conditions is satisfied while the POECR2.MTU4ACZE bit is 1, the pins become high-impedance. Furthermore, when the POECR2.MTU4ACZE bit is 0 and the PMMCR1.MTU4AME and MTU4CME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the MTIOC4A and MTIOC4C pins
When the OCSR1.OSF1 flag becomes 1 while the OCSR1.OCE1 bit is 1.

- SPOER setting
When the SPOER.MTUCH34HIZ bit is set to 1.
- Conditions added by POECR4
When the ICSR1.POE0F flag becomes 1 while the POECR4.IC1ADDMT34ZE bit is 1.
When the ICSR2.POE4F flag becomes 1 while the POECR4.IC2ADDMT34ZE bit is 1.
When the ICSR3.POE8F flag becomes 1 while the POECR4.IC3ADDMT34ZE bit and the ICSR3.POE8E bit are 1.
When the ICSR4.POE10F flag becomes 1 while the POECR4.IC4ADDMT34ZE bit and the ICSR4.POE10E bit are 1.
When the ICSR5.POE11F flag becomes 1 while the POECR4.IC5ADDMT34ZE bit and the ICSR5.POE11E bit are 1.
When the ICSR7.POE12F flag becomes 1 while the POECR4.IC6ADDMT34ZE bit and the ICSR7.POE12E bit are 1.
When the ICSR8.POE9F flag becomes 1 while the POECR4.IC8ADDMT34ZE bit and the ICSR8.POE9E bit are 1.
When the ICSR9.POE13F flag becomes 1 while the POECR4.IC9ADDMT34ZE bit and the ICSR9.POE13E bit are 1.
When the ICSR10.POE14F flag becomes 1 while the POECR4.IC10ADDMT34ZE bit and the ICSR10.POE14E bit are 1.
- Comparator output detection
When the POECMPFR.C0FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPX0.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.
When the POECMPFR.C1FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPX0.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.
When the POECMPFR.C2FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPX0.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.
When the POECMPFR.C3FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPX0.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.
When the POECMPFR.C4FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPX0.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.
When the POECMPFR.C5FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPX0.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.
- Detection of oscillation stop
When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(3) MTU4 pins (MTIOC4B, MTIOC4D)

When one of the following conditions is satisfied while the POECR2.MTU4BDZE bit is 1, the pins become high-impedance. Furthermore, when the POECR2.MTU4BDZE bit is 0 and the PMMCR1.MTU4BME and MTU4DME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the MTIOC4B and MTIOC4D pins
When the OCSR1.OSF1 flag becomes 1 while the OCSR1.OCE1 bit is 1.
- SPOER setting
When the SPOER.MTUCH34HIZ bit is set to 1.
- Conditions added by POECR4
When the ICSR1.POE0F flag becomes 1 while the POECR4.IC1ADDMT34ZE bit is 1.
When the ICSR2.POE4F flag becomes 1 while the POECR4.IC2ADDMT34ZE bit is 1.
When the ICSR3.POE8F flag becomes 1 while the POECR4.IC3ADDMT34ZE bit and the ICSR3.POE8E bit are 1.
When the ICSR4.POE10F flag becomes 1 while the POECR4.IC4ADDMT34ZE bit and the ICSR4.POE10E bit are 1.
When the ICSR5.POE11F flag becomes 1 while the POECR4.IC5ADDMT34ZE bit and the ICSR5.POE11E bit are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR4.IC6ADDMT34ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR4.IC8ADDMT34ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR4.IC9ADDMT34ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR4.IC10ADDMT34ZE bit and the ICSR10.POE14E bit are 1.

- Comparator output detection

When the POECMPFR.C0FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPX0.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.

When the POECMPFR.C1FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPX0.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.

When the POECMPFR.C2FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPX0.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.

When the POECMPFR.C3FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPX0.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPX0.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR4.CMADDMT34ZE bit is 1 and the POECMPX0.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop

When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(4) MTU6 pins (MTIOC6B, MTIOC6D)

When one of the following conditions is satisfied while the POECR2.MTU6BDZE bit is 1, the pins become high-impedance. Furthermore, when the POECR2.MTU6BDZE bit is 0 and the PMMCR1.MTU6BME and MTU6DME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the MTIOC6B and MTIOC6D pins

When the OCSR2.OSF2 flag becomes 1 while the OCSR2.OCE2 bit is 1.

- SPOER setting

When the SPOER.MTUCH67HIZ bit is set to 1.

- Conditions added by POECR4B

When the ICSR1.POE0F flag becomes 1 while the POECR4B.IC1ADDMT67ZE bit is 1.

When the ICSR2.POE4F flag becomes 1 while the POECR4B.IC2ADDMT67ZE bit is 1.

When the ICSR3.POE8F flag becomes 1 while the POECR4B.IC3ADDMT67ZE bit and the ICSR3.POE8E bit are 1.

When the ICSR4.POE10F flag becomes 1 while the POECR4B.IC4ADDMT67ZE bit and the ICSR4.POE10E bit are 1.

When the ICSR5.POE11F flag becomes 1 while the POECR4B.IC5ADDMT67ZE bit and the ICSR5.POE11E bit are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR4B.IC6ADDMT67ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR4B.IC8ADDMT67ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR4B.IC9ADDMT67ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR4B.IC10ADDMT67ZE bit and the ICSR10.POE14E bit are 1.

- Comparator output detection

When the POECMPFR.C0FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.

When the POECMPFR.C1FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.

When the POECMPFR.C2FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.

When the POECMPFR.C3FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop
When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(5) MTU7 pins (MTIOC7A, MTIOC7C)

When one of the following conditions is satisfied while the POECR2.MTU7ACZE bit is 1, the pins become high-impedance. Furthermore, when the POECR2.MTU7ACZE bit is 0 and the PMMCR1.MTU7AME and MTU7CME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the MTIOC7A and MTIOC7C pins
When the OCSR2.OSF2 flag becomes 1 while the OCSR2.OCE2 bit is 1.
- SPOER setting
When the SPOER.MTUCH67HIZ bit is set to 1.
- Conditions added by POECR4B
When the ICSR1.POE0F flag becomes 1 while the POECR4B.IC1ADDMT67ZE bit is 1.
When the ICSR2.POE4F flag becomes 1 while the POECR4B.IC2ADDMT67ZE bit is 1.
When the ICSR3.POE8F flag becomes 1 while the POECR4B.IC3ADDMT67ZE bit and the ICSR3.POE8E bit are 1.
When the ICSR4.POE10F flag becomes 1 while the POECR4B.IC4ADDMT67ZE bit and the ICSR4.POE10E bit are 1.
When the ICSR5.POE11F flag becomes 1 while the POECR4B.IC5ADDMT67ZE bit and the ICSR5.POE11E bit are 1.
When the ICSR7.POE12F flag becomes 1 while the POECR4B.IC6ADDMT67ZE bit and the ICSR7.POE12E bit are 1.
When the ICSR8.POE9F flag becomes 1 while the POECR4B.IC8ADDMT67ZE bit and the ICSR8.POE9E bit are 1.
When the ICSR9.POE13F flag becomes 1 while the POECR4B.IC9ADDMT67ZE bit and the ICSR9.POE13E bit are 1.
When the ICSR10.POE14F flag becomes 1 while the POECR4B.IC10ADDMT67ZE bit and the ICSR10.POE14E bit are 1.
- Comparator output detection
When the POECMPFR.C0FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.
When the POECMPFR.C1FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.
When the POECMPFR.C2FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.
When the POECMPFR.C3FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop

When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(6) MTU7 pins (MTIOC7B, MTIOC7D)

When one of the following conditions is satisfied while the POECR2.MTU7BDZE bit is 1, the pins become high-impedance. Furthermore, when the POECR2.MTU7BDZE bit is 0 and the PMMCR1.MTU7BME and MTU7DME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the MTIOC7B and MTIOC7D pins

When the OCSR2.OSF2 flag becomes 1 while the OCSR2.OCE2 bit is 1.

- SPOER setting

When the SPOER.MTUCH67HIZ bit is set to 1.

- Conditions added by POECR4B

When the ICSR1.POE0F flag becomes 1 while the POECR4B.IC1ADDMT67ZE bit is 1.

When the ICSR2.POE4F flag becomes 1 while the POECR4B.IC2ADDMT67ZE bit is 1.

When the ICSR3.POE8F flag becomes 1 while the POECR4B.IC3ADDMT67ZE bit and the ICSR3.POE8E bit are 1.

When the ICSR4.POE10F flag becomes 1 while the POECR4B.IC4ADDMT67ZE bit and the ICSR4.POE10E bit are 1.

When the ICSR5.POE11F flag becomes 1 while the POECR4B.IC5ADDMT67ZE bit and the ICSR5.POE11E bit are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR4B.IC6ADDMT67ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR4B.IC8ADDMT67ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR4B.IC9ADDMT67ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR4B.IC10ADDMT67ZE bit and the ICSR10.POE14E bit are 1.

- Comparator output detection

When the POECMPFR.C0FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.

When the POECMPFR.C1FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.

When the POECMPFR.C2FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.

When the POECMPFR.C3FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR4B.CMADDMT67ZE bit is 1 and the POECMPEX1.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop

When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(7) MTU0 pin (MTIOC0A)

When one of the following conditions is satisfied while the POECR1.MTU0AZE bit is 1, the pins become high-impedance. Furthermore, when the POECR1.MTU0AZE bit is 0 and the PMMCR0.MTU0AME bit is 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- SPOER setting

When the SPOER.MTUCH0HIZ bit is set to 1.

- Conditions added by POECR5

When the ICSR1.POE0F flag becomes 1 while the POECR5.IC1ADDMT0ZE bit is 1.

When the ICSR2.POE4F flag becomes 1 while the POECR5.IC2ADDMT0ZE bit is 1.

When the ICSR3.POE8F flag becomes 1 while the POECR5.IC3ADDMT0ZE bit and the ICSR3.POE8E bit are 1.

When the ICSR4.POE10F flag becomes 1 while the POECR5.IC4ADDMT0ZE bit and the ICSR4.POE10E bit are 1.

When the ICSR5.POE11F flag becomes 1 while the POECR5.IC5ADDMT0ZE bit and the ICSR5.POE11E bit are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR5.IC6ADDMT0ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR5.IC8ADDMT0ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR5.IC9ADDMT0ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR5.IC10ADDMT0ZE bit and the ICSR10.POE14E bit are 1.

- Comparator output detection

When the POECMPFR.C0FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPX2.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.

When the POECMPFR.C1FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPX2.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.

When the POECMPFR.C2FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPX2.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.

When the POECMPFR.C3FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPX2.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPX2.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPX2.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop

When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(8) MTU0 pin (MTIOC0B)

When one of the following conditions is satisfied while the POECR1.MTU0BZE bit is 1, the pins become high-impedance. Furthermore, when the POECR1.MTU0BZE bit is 0 and the PMMCR0.MTU0BME bit is 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- SPOER setting

When the SPOER.MTUCH0HIZ bit is set to 1.

- Conditions added by POECR5

When the ICSR1.POE0F flag becomes 1 while the POECR5.IC1ADDMT0ZE bit is 1.

When the ICSR2.POE4F flag becomes 1 while the POECR5.IC2ADDMT0ZE bit is 1.

When the ICSR3.POE8F flag becomes 1 while the POECR5.IC3ADDMT0ZE bit and the ICSR3.POE8E bit are 1.

When the ICSR4.POE10F flag becomes 1 while the POECR5.IC4ADDMT0ZE bit and the ICSR4.POE10E bit are 1.

1.

When the ICSR5.POE11F flag becomes 1 while the POECR5.IC5ADDMT0ZE bit and the ICSR5.POE11E bit are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR5.IC6ADDMT0ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR5.IC8ADDMT0ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR5.IC9ADDMT0ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR5.IC10ADDMT0ZE bit and the ICSR10.POE14E bit are 1.

- Comparator output detection

When the POECMPFR.C0FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPEX2.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.

When the POECMPFR.C1FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPEX2.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.

When the POECMPFR.C2FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPEX2.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.

When the POECMPFR.C3FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPEX2.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPEX2.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPEX2.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop

When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(9) MTU0 pin (MTIOC0C)

When one of the following conditions is satisfied while the POECR1.MTU0CZE bit is 1, the pins become high-impedance. Furthermore, when the POECR1.MTU0CZE bit is 0 and the PMMCR0.MTU0CME bit is 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- SPOER setting

When the SPOER.MTUCH0HIZ bit is set to 1.

- Conditions added by POECR5

When the ICSR1.POE0F flag becomes 1 while the POECR5.IC1ADDMT0ZE bit is 1.

When the ICSR2.POE4F flag becomes 1 while the POECR5.IC2ADDMT0ZE bit is 1.

When the ICSR3.POE8F flag becomes 1 while the POECR5.IC3ADDMT0ZE bit and the ICSR3.POE8E bit are 1.

When the ICSR4.POE10F flag becomes 1 while the POECR5.IC4ADDMT0ZE bit and the ICSR4.POE10E bit are 1.

When the ICSR5.POE11F flag becomes 1 while the POECR5.IC5ADDMT0ZE bit and the ICSR5.POE11E bit are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR5.IC6ADDMT0ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR5.IC8ADDMT0ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR5.IC9ADDMT0ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR5.IC10ADDMT0ZE bit and the ICSR10.POE14E bit are 1.

- Comparator output detection

When the POECMPFR.C0FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the

POECMPLEX2.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.

When the POECMPFR.C1FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPLEX2.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.

When the POECMPFR.C2FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPLEX2.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.

When the POECMPFR.C3FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPLEX2.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPLEX2.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPLEX2.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop
When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(10) MTU0 pin (MTIOC0D)

When one of the following conditions is satisfied while the POECR1.MTU0DZE bit is 1, the pins become high-impedance. Furthermore, when the POECR1.MTU0DZE bit is 0 and the PMMCR0.MTU0DME bit is 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- SPOER setting
When the SPOER.MTUCH0HIZ bit is set to 1.
- Conditions added by POECR5
When the ICSR1.POE0F flag becomes 1 while the POECR5.IC1ADDMT0ZE bit is 1.
When the ICSR2.POE4F flag becomes 1 while the POECR5.IC2ADDMT0ZE bit is 1.
When the ICSR3.POE8F flag becomes 1 while the POECR5.IC3ADDMT0ZE bit and the ICSR3.POE8E bit are 1.
When the ICSR4.POE10F flag becomes 1 while the POECR5.IC4ADDMT0ZE bit and the ICSR4.POE10E bit are 1.
When the ICSR5.POE11F flag becomes 1 while the POECR5.IC5ADDMT0ZE bit and the ICSR5.POE11E bit are 1.
When the ICSR7.POE12F flag becomes 1 while the POECR5.IC6ADDMT0ZE bit and the ICSR7.POE12E bit are 1.
When the ICSR8.POE9F flag becomes 1 while the POECR5.IC8ADDMT0ZE bit and the ICSR8.POE9E bit are 1.
When the ICSR9.POE13F flag becomes 1 while the POECR5.IC9ADDMT0ZE bit and the ICSR9.POE13E bit are 1.
When the ICSR10.POE14F flag becomes 1 while the POECR5.IC10ADDMT0ZE bit and the ICSR10.POE14E bit are 1.
- Comparator output detection
When the POECMPFR.C0FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPLEX2.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.
When the POECMPFR.C1FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPLEX2.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.
When the POECMPFR.C2FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPLEX2.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.
When the POECMPFR.C3FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPLEX2.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.
When the POECMPFR.C4FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPLEX2.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.
When the POECMPFR.C5FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the POECMPLEX2.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.
- Detection of oscillation stop

When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(11) MTU9 pin (MTIOC9A)

When one of the following conditions is satisfied while the POECR7.MTU9AZE bit is 1, the pins become high-impedance. Furthermore, when the POECR7.MTU9AZE bit is 0 and the PMMCR0.MTU9AME bit is 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- SPOER setting
When the SPOER.MTUCH9HIZ bit is set to 1.
- Conditions added by POECR8
When the ICSR1.POE0F flag becomes 1 while the POECR8.IC1ADDMT9ZE bit is 1.
When the ICSR2.POE4F flag becomes 1 while the POECR8.IC2ADDMT9ZE bit is 1.
When the ICSR3.POE8F flag becomes 1 while the POECR8.IC3ADDMT9ZE bit and the ICSR3.POE8E bit are 1.
When the ICSR4.POE10F flag becomes 1 while the POECR8.IC4ADDMT9ZE bit and the ICSR4.POE10E bit are 1.
When the ICSR5.POE11F flag becomes 1 while the POECR8.IC5ADDMT9ZE bit and the ICSR5.POE11E bit are 1.
When the ICSR7.POE12F flag becomes 1 while the POECR8.IC6ADDMT9ZE bit and the ICSR7.POE12E bit are 1.
When the ICSR8.POE9F flag becomes 1 while the POECR8.IC8ADDMT9ZE bit and the ICSR8.POE9E bit are 1.
When the ICSR9.POE13F flag becomes 1 while the POECR8.IC9ADDMT9ZE bit and the ICSR9.POE13E bit are 1.
When the ICSR10.POE14F flag becomes 1 while the POECR8.IC10ADDMT9ZE bit and the ICSR10.POE14E bit are 1.
- Comparator output detection
When the POECMPFR.C0FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.
When the POECMPFR.C1FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.
When the POECMPFR.C2FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.
When the POECMPFR.C3FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.
When the POECMPFR.C4FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.
When the POECMPFR.C5FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.
- Detection of oscillation stop
When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(12) MTU9 pin (MTIOC9B)

When one of the following conditions is satisfied while the POECR7.MTU9BZE bit is 1, the pins become high-impedance. Furthermore, when the POECR7.MTU9BZE bit is 0 and the PMMCR0.MTU9BME bit is 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- SPOER setting
When the SPOER.MTUCH9HIZ bit is set to 1.
- Conditions added by POECR8
When the ICSR1.POE0F flag becomes 1 while the POECR8.IC1ADDMT9ZE bit is 1.
When the ICSR2.POE4F flag becomes 1 while the POECR8.IC2ADDMT9ZE bit is 1.
When the ICSR3.POE8F flag becomes 1 while the POECR8.IC3ADDMT9ZE bit and the ICSR3.POE8E bit are 1.

When the ICSR4.POE10F flag becomes 1 while the POECR8.IC4ADDMT9ZE bit and the ICSR4.POE10E bit are 1.

When the ICSR5.POE11F flag becomes 1 while the POECR8.IC5ADDMT9ZE bit and the ICSR5.POE11E bit are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR8.IC6ADDMT9ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR8.IC8ADDMT9ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR8.IC9ADDMT9ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR8.IC10ADDMT9ZE bit and the ICSR10.POE14E bit are 1.

- Comparator output detection

When the POECMPFR.C0FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPX3.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.

When the POECMPFR.C1FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPX3.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.

When the POECMPFR.C2FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPX3.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.

When the POECMPFR.C3FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPX3.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPX3.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPX3.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop

When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(13) MTU9 pin (MTIOC9C)

When one of the following conditions is satisfied while the POECR7.MTU9CZE bit is 1, the pins become high-impedance. Furthermore, when the POECR7.MTU9CZE bit is 0 and the PMMCR0.MTU9CME bit is 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- SPOER setting

When the SPOER.MTUCH9HIZ bit is set to 1.

- Conditions added by POECR8

When the ICSR1.POE0F flag becomes 1 while the POECR8.IC1ADDMT9ZE bit is 1.

When the ICSR2.POE4F flag becomes 1 while the POECR8.IC2ADDMT9ZE bit is 1.

When the ICSR3.POE8F flag becomes 1 while the POECR8.IC3ADDMT9ZE bit and the ICSR3.POE8E bit are 1.

When the ICSR4.POE10F flag becomes 1 while the POECR8.IC4ADDMT9ZE bit and the ICSR4.POE10E bit are 1.

When the ICSR5.POE11F flag becomes 1 while the POECR8.IC5ADDMT9ZE bit and the ICSR5.POE11E bit are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR8.IC6ADDMT9ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR8.IC8ADDMT9ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR8.IC9ADDMT9ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR8.IC10ADDMT9ZE bit and the ICSR10.POE14E bit are 1.

- Comparator output detection

When the POECMPFR.C0FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.

When the POECMPFR.C1FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.

When the POECMPFR.C2FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.

When the POECMPFR.C3FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop
When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(14) MTU9 pin (MTIOC9D)

When one of the following conditions is satisfied while the POECR7.MTU9DZE bit is 1, the pins become high-impedance. Furthermore, when the POECR7.MTU9DZE bit is 0 and the PMMCR0.MTU9DME bit is 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- SPOER setting
When the SPOER.MTUCH9HIZ bit is set to 1.
- Conditions added by POECR8
When the ICSR1.POE0F flag becomes 1 while the POECR8.IC1ADDMT9ZE bit is 1.
When the ICSR2.POE4F flag becomes 1 while the POECR8.IC2ADDMT9ZE bit is 1.
When the ICSR3.POE8F flag becomes 1 while the POECR8.IC3ADDMT9ZE bit and the ICSR3.POE8E bit are 1.
When the ICSR4.POE10F flag becomes 1 while the POECR8.IC4ADDMT9ZE bit and the ICSR4.POE10E bit are 1.
When the ICSR5.POE11F flag becomes 1 while the POECR8.IC5ADDMT9ZE bit and the ICSR5.POE11E bit are 1.
When the ICSR7.POE12F flag becomes 1 while the POECR8.IC6ADDMT9ZE bit and the ICSR7.POE12E bit are 1.
When the ICSR8.POE9F flag becomes 1 while the POECR8.IC8ADDMT9ZE bit and the ICSR8.POE9E bit are 1.
When the ICSR9.POE13F flag becomes 1 while the POECR8.IC9ADDMT9ZE bit and the ICSR9.POE13E bit are 1.
When the ICSR10.POE14F flag becomes 1 while the POECR8.IC10ADDMT9ZE bit and the ICSR10.POE14E bit are 1.
- Comparator output detection
When the POECMPFR.C0FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.
When the POECMPFR.C1FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.
When the POECMPFR.C2FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.
When the POECMPFR.C3FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.
When the POECMPFR.C4FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.
When the POECMPFR.C5FLAG flag becomes 1 while the POECR8.CMADDMT9ZE bit is 1 and the POECMPEX3.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop
When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(15) GPTW0 pins (GTIOC0A, GTIOC0B)

When one of the following conditions is satisfied while the POECR3.GPT0ABZE bit is 1, the pins become high-impedance. Furthermore, when the POECR3.GPT0ABZE bit is 0 and the PMMCR2.GPT0AME and GPT0BME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the GTIOC0A and GTIOC0B pins
When the OCSR3.OSF3 flag becomes 1 while the OCSR3.OCE3 bit is 1.
- SPOER setting
When the SPOER.GPT01HIZ bit is set to 1.
When the SPOER.GPT02HIZ bit is set to 1.
- Conditions added by POECR6
When the ICSR1.POE0F flag becomes 1 while the POECR6.IC1ADDGPT01ZE bit is 1.
When the ICSR2.POE4F flag becomes 1 while the POECR6.IC2ADDGPT01ZE bit is 1.
When the ICSR3.POE8F flag becomes 1 while the POECR6.IC3ADDGPT01ZE bit and the ICSR3.POE8E bit are 1.
When the ICSR4.POE10F flag becomes 1 while the POECR6.IC4ADDGPT01ZE bit and the ICSR4.POE10E bit are 1.
When the ICSR5.POE11F flag becomes 1 while the POECR6.IC5ADDGPT01ZE bit and the ICSR5.POE11E bit are 1.
When the ICSR7.POE12F flag becomes 1 while the POECR6.IC6ADDGPT01ZE bit and the ICSR7.POE12E bit are 1.
When the ICSR8.POE9F flag becomes 1 while the POECR6.IC8ADDGPT01ZE bit and the ICSR8.POE9E bit are 1.
When the ICSR9.POE13F flag becomes 1 while the POECR6.IC9ADDGPT01ZE bit and the ICSR9.POE13E bit are 1.
When the ICSR10.POE14F flag becomes 1 while the POECR6.IC10ADDGPT01ZE bit and the ICSR10.POE14E bit are 1.
- Conditions added by POECR9
When the ICSR1.POE0F flag becomes 1 while the POECR9.IC1ADDGPT02ZE bit is 1.
When the ICSR2.POE4F flag becomes 1 while the POECR9.IC2ADDGPT02ZE bit is 1.
When the ICSR3.POE8F flag becomes 1 while the POECR9.IC3ADDGPT02ZE bit and the ICSR3.POE8E bit are 1.
When the ICSR4.POE10F flag becomes 1 while the POECR9.IC4ADDGPT02ZE bit and the ICSR4.POE10E bit are 1.
When the ICSR5.POE11F flag becomes 1 while the POECR9.IC5ADDGPT02ZE bit and the ICSR5.POE11E bit are 1.
When the ICSR7.POE12F flag becomes 1 while the POECR9.IC6ADDGPT02ZE bit and the ICSR7.POE12E bit are 1.
When the ICSR8.POE9F flag becomes 1 while the POECR9.IC8ADDGPT02ZE bit and the ICSR8.POE9E bit are 1.
When the ICSR9.POE13F flag becomes 1 while the POECR9.IC9ADDGPT02ZE bit and the ICSR9.POE13E bit are 1.
When the ICSR10.POE14F flag becomes 1 while the POECR9.IC10ADDGPT02ZE bit and the ICSR10.POE14E bit are 1.
- Comparator output detection
When the POECMPFR.COFLAG flag becomes 1 while the POECR6.CMADDGPT01ZE bit is 1 and the POECMPX4.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1, or while the POECR9.CMADDGPT02ZE

bit is 1 and the POECMPEX6.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.

When the POECMPFR.C1FLAG flag becomes 1 while the POECR6.CMADDGPT01ZE bit is 1 and the POECMPEX4.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.

When the POECMPFR.C2FLAG flag becomes 1 while the POECR6.CMADDGPT01ZE bit is 1 and the POECMPEX4.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.

When the POECMPFR.C3FLAG flag becomes 1 while the POECR6.CMADDGPT01ZE bit is 1 and the POECMPEX4.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR6.CMADDGPT01ZE bit is 1 and the POECMPEX4.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR6.CMADDGPT01ZE bit is 1 and the POECMPEX4.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop

When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(16) GPTW1 pins (GTIOC1A, GTIOC1B)

When one of the following conditions is satisfied while the POECR3.GPT1ABZE bit is 1, the pins become high-impedance. Furthermore, when the POECR3.GPT1ABZE bit is 0 and the PMMCR2.GPT1AME and GPT1BME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the GTIOC1A and GTIOC1B pins

When the OCSR3.OSF3 flag becomes 1 while the OCSR3.OCE3 bit is 1.

- SPOER setting

When the SPOER.GPT01HIZ bit is set to 1.

When the SPOER.GPT02HIZ bit is set to 1.

- Conditions added by POECR6

When the ICSR1.POE0F flag becomes 1 while the POECR6.IC1ADDGPT01ZE bit is 1.

When the ICSR2.POE4F flag becomes 1 while the POECR6.IC2ADDGPT01ZE bit is 1.

When the ICSR3.POE8F flag becomes 1 while the POECR6.IC3ADDGPT01ZE bit and the ICSR3.POE8E bit are 1.

When the ICSR4.POE10F flag becomes 1 while the POECR6.IC4ADDGPT01ZE bit and the ICSR4.POE10E bit are 1.

When the ICSR5.POE11F flag becomes 1 while the POECR6.IC5ADDGPT01ZE bit and the ICSR5.POE11E bit are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR6.IC6ADDGPT01ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR6.IC8ADDGPT01ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR6.IC9ADDGPT01ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR6.IC10ADDGPT01ZE bit and the ICSR10.POE14E bit are 1.

- Conditions added by POECR9

When the ICSR1.POE0F flag becomes 1 while the POECR9.IC1ADDGPT02ZE bit is 1.

When the ICSR2.POE4F flag becomes 1 while the POECR9.IC2ADDGPT02ZE bit is 1.

When the ICSR3.POE8F flag becomes 1 while the POECR9.IC3ADDGPT02ZE bit and the ICSR3.POE8E bit are

1.

When the ICSR4.POE10F flag becomes 1 while the POECR9.IC4ADDGPT02ZE bit and the ICSR4.POE10E bit are 1.

When the ICSR5.POE11F flag becomes 1 while the POECR9.IC5ADDGPT02ZE bit and the ICSR5.POE11E bit are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR9.IC6ADDGPT02ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR9.IC8ADDGPT02ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR9.IC9ADDGPT02ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR9.IC10ADDGPT02ZE bit and the ICSR10.POE14E bit are 1.

- Comparator output detection

When the POECMPFR.C0FLAG flag becomes 1 while the POECR6.CMADDGPT01ZE bit is 1 and the POECMPEX4.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.

When the POECMPFR.C1FLAG flag becomes 1 while the POECR6.CMADDGPT01ZE bit is 1 and the POECMPEX4.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.

When the POECMPFR.C2FLAG flag becomes 1 while the POECR6.CMADDGPT01ZE bit is 1 and the POECMPEX4.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.

When the POECMPFR.C3FLAG flag becomes 1 while the POECR6.CMADDGPT01ZE bit is 1 and the POECMPEX4.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR6.CMADDGPT01ZE bit is 1 and the POECMPEX4.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR6.CMADDGPT01ZE bit is 1 and the POECMPEX4.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop

When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(17) GPTW2 pins (GTIOC2A, GTIOC2B)

When one of the following conditions is satisfied while the POECR3.GPT2ABZE bit is 1, the pins become high-impedance. Furthermore, when the POECR3.GPT2ABZE bit is 0 and the PMMCR2.GPT2AME and GPT2BME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the GTIOC2A and GTIOC2B pins

When the OCSR3.OSF3 flag becomes 1 while the OCSR3.OCE3 bit is 1.

- SPOER setting

When the SPOER.GPT23HIZ bit is set to 1.

When the SPOER.GPT02HIZ bit is set to 1.

- Conditions added by POECR6B

When the ICSR1.POE0F flag becomes 1 while the POECR6B.IC1ADDGPT23ZE bit is 1.

When the ICSR2.POE4F flag becomes 1 while the POECR6B.IC2ADDGPT23ZE bit is 1.

When the ICSR3.POE8F flag becomes 1 while the POECR6B.IC3ADDGPT23ZE bit and the ICSR3.POE8E bit are 1.

When the ICSR4.POE10F flag becomes 1 while the POECR6B.IC4ADDGPT23ZE bit and the ICSR4.POE10E bit are 1.

When the ICSR5.POE11F flag becomes 1 while the POECR6B.IC5ADDGPT23ZE bit and the ICSR5.POE11E bit are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR6B.IC6ADDGPT23ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR6B.IC8ADDGPT23ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR6B.IC9ADDGPT23ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR6B.IC10ADDGPT23ZE bit and the ICSR10.POE14E bit are 1.

- Conditions added by POECR9

When the ICSR1.POE0F flag becomes 1 while the POECR9.IC1ADDGPT02ZE bit is 1.

When the ICSR2.POE4F flag becomes 1 while the POECR9.IC2ADDGPT02ZE bit is 1.

When the ICSR3.POE8F flag becomes 1 while the POECR9.IC3ADDGPT02ZE bit and the ICSR3.POE8E bit are 1.

When the ICSR4.POE10F flag becomes 1 while the POECR9.IC4ADDGPT02ZE bit and the ICSR4.POE10E bit are 1.

When the ICSR5.POE11F flag becomes 1 while the POECR9.IC5ADDGPT02ZE bit and the ICSR5.POE11E bit are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR9.IC6ADDGPT02ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR9.IC8ADDGPT02ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR9.IC9ADDGPT02ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR9.IC10ADDGPT02ZE bit and the ICSR10.POE14E bit are 1.

- Comparator output detection

When the POECMPFR.C0FLAG flag becomes 1 while the POECR6B.CMADDGPT23ZE bit is 1 and the POECMPEX5.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.

When the POECMPFR.C1FLAG flag becomes 1 while the POECR6B.CMADDGPT23ZE bit is 1 and the POECMPEX5.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.

When the POECMPFR.C2FLAG flag becomes 1 while the POECR6B.CMADDGPT23ZE bit is 1 and the POECMPEX5.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.

When the POECMPFR.C3FLAG flag becomes 1 while the POECR6B.CMADDGPT23ZE bit is 1 and the POECMPEX5.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR6B.CMADDGPT23ZE bit is 1 and the POECMPEX5.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR6B.CMADDGPT23ZE bit is 1 and the POECMPEX5.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1, or while the POECR9.CMADDGPT02ZE bit is 1 and the POECMPEX6.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop

When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(18) GPTW3 pins (GTIOC3A, GTIOC3B)

When one of the following conditions is satisfied while the POE3R3.GPT3ABZE bit is 1, the pins become high-impedance. Furthermore, when the POE3R3.GPT3ABZE bit is 0 and the PMMCR2.GPT3AME and GPT3BME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- SPOER setting
 - When the SPOER.GPT23HIZ bit is set to 1.
- Conditions added by POE3R6B
 - When the ICSR1.POE0F flag becomes 1 while the POE3R6B.IC1ADDGPT23ZE bit is 1.
 - When the ICSR2.POE4F flag becomes 1 while the POE3R6B.IC2ADDGPT23ZE bit is 1.
 - When the ICSR3.POE8F flag becomes 1 while the POE3R6B.IC3ADDGPT23ZE bit and the ICSR3.POE8E bit are 1.
 - When the ICSR4.POE10F flag becomes 1 while the POE3R6B.IC4ADDGPT23ZE bit and the ICSR4.POE10E bit are 1.
 - When the ICSR5.POE11F flag becomes 1 while the POE3R6B.IC5ADDGPT23ZE bit and the ICSR5.POE11E bit are 1.
 - When the ICSR7.POE12F flag becomes 1 while the POE3R6B.IC6ADDGPT23ZE bit and the ICSR7.POE12E bit are 1.
 - When the ICSR8.POE9F flag becomes 1 while the POE3R6B.IC8ADDGPT23ZE bit and the ICSR8.POE9E bit are 1.
 - When the ICSR9.POE13F flag becomes 1 while the POE3R6B.IC9ADDGPT23ZE bit and the ICSR9.POE13E bit are 1.
 - When the ICSR10.POE14F flag becomes 1 while the POE3R6B.IC10ADDGPT23ZE bit and the ICSR10.POE14E bit are 1.
- Comparator output detection
 - When the POECMPFR.C0FLAG flag becomes 1 while the POE3R6B.CMADDGPT23ZE bit is 1 and the POECMPX5.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.
 - When the POECMPFR.C1FLAG flag becomes 1 while the POE3R6B.CMADDGPT23ZE bit is 1 and the POECMPX5.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.
 - When the POECMPFR.C2FLAG flag becomes 1 while the POE3R6B.CMADDGPT23ZE bit is 1 and the POECMPX5.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.
 - When the POECMPFR.C3FLAG flag becomes 1 while the POE3R6B.CMADDGPT23ZE bit is 1 and the POECMPX5.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.
 - When the POECMPFR.C4FLAG flag becomes 1 while the POE3R6B.CMADDGPT23ZE bit is 1 and the POECMPX5.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.
 - When the POECMPFR.C5FLAG flag becomes 1 while the POE3R6B.CMADDGPT23ZE bit is 1 and the POECMPX5.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.
- Detection of oscillation stop
 - When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(19) GPTW4 pins (GTIOC4A, GTIOC4B)

When one of the following conditions is satisfied while the POE3R3.GPT4ABZE bit is 1, the pins become high-impedance. Furthermore, when the POE3R3.GPT4ABZE bit is 0 and the PMMCR2.GPT4AME and GPT4BME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the GTIOC4A and GTIOC4B pins
 - When the OCSR4.OSF4 flag becomes 1 while the OCSR4.OCE4 bit is 1.
- SPOER setting
 - When the SPOER.GPT46HIZ bit is set to 1.

- Conditions added by POECR10
 - When the ICSR1.POE0F flag becomes 1 while the POECR10.IC1ADDGPT46ZE bit is 1.
 - When the ICSR2.POE4F flag becomes 1 while the POECR10.IC2ADDGPT46ZE bit is 1.
 - When the ICSR3.POE8F flag becomes 1 while the POECR10.IC3ADDGPT46ZE bit and the ICSR3.POE8E bit are 1.
 - When the ICSR4.POE10F flag becomes 1 while the POECR10.IC4ADDGPT46ZE bit and the ICSR4.POE10E bit are 1.
 - When the ICSR5.POE11F flag becomes 1 while the POECR10.IC5ADDGPT46ZE bit and the ICSR5.POE11E bit are 1.
 - When the ICSR7.POE12F flag becomes 1 while the POECR10.IC6ADDGPT46ZE bit and the ICSR7.POE12E bit are 1.
 - When the ICSR8.POE9F flag becomes 1 while the POECR10.IC8ADDGPT46ZE bit and the ICSR8.POE9E bit are 1.
 - When the ICSR9.POE13F flag becomes 1 while the POECR10.IC9ADDGPT46ZE bit and the ICSR9.POE13E bit are 1.
 - When the ICSR10.POE14F flag becomes 1 while the POECR10.IC10ADDGPT46ZE bit and the ICSR10.POE14E bit are 1.
- Comparator output detection
 - When the POECMPFR.C0FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.
 - When the POECMPFR.C1FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.
 - When the POECMPFR.C2FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.
 - When the POECMPFR.C3FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.
 - When the POECMPFR.C4FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.
 - When the POECMPFR.C5FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.
- Detection of oscillation stop
 - When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(20) GPTW5 pins (GTIOC5A, GTIOC5B)

When one of the following conditions is satisfied while the POECR3.GPT5ABZE bit is 1, the pins become high-impedance. Furthermore, when the POECR3.GPT5ABZE bit is 0 and the PMMCR2.GPT5AME and GPT5BME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the GTIOC5A and GTIOC5B pins
 - When the OCSR4.OSF4 flag becomes 1 while the OCSR4.OCE4 bit is 1.
- SPOER setting
 - When the SPOER.GPT46HIZ bit is set to 1.
- Conditions added by POECR10
 - When the ICSR1.POE0F flag becomes 1 while the POECR10.IC1ADDGPT46ZE bit is 1.
 - When the ICSR2.POE4F flag becomes 1 while the POECR10.IC2ADDGPT46ZE bit is 1.
 - When the ICSR3.POE8F flag becomes 1 while the POECR10.IC3ADDGPT46ZE bit and the ICSR3.POE8E bit are 1.
 - When the ICSR4.POE10F flag becomes 1 while the POECR10.IC4ADDGPT46ZE bit and the ICSR4.POE10E bit are 1.
 - When the ICSR5.POE11F flag becomes 1 while the POECR10.IC5ADDGPT46ZE bit and the ICSR5.POE11E bit

are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR10.IC6ADDGPT46ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR10.IC8ADDGPT46ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR10.IC9ADDGPT46ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR10.IC10ADDGPT46ZE bit and the ICSR10.POE14E bit are 1.

- Comparator output detection

When the POECMPFR.C0FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.

When the POECMPFR.C1FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.

When the POECMPFR.C2FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.

When the POECMPFR.C3FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop

When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(21) GPTW6 pins (GTIOC6A, GTIOC6B)

When one of the following conditions is satisfied while the POECR3.GPT6ABZE bit is 1, the pins become high-impedance. Furthermore, when the POECR3.GPT6ABZE bit is 0 and the PMMCR2.GPT6AME and GPT6BME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the GTIOC6A and GTIOC6B pins

When the OCSR4.OSF4 flag becomes 1 while the OCSR4.OCE4 bit is 1.

- SPOER setting

When the SPOER.GPT46HIZ bit is set to 1.

- Conditions added by POECR10

When the ICSR1.POE0F flag becomes 1 while the POECR10.IC1ADDGPT46ZE bit is 1.

When the ICSR2.POE4F flag becomes 1 while the POECR10.IC2ADDGPT46ZE bit is 1.

When the ICSR3.POE8F flag becomes 1 while the POECR10.IC3ADDGPT46ZE bit and the ICSR3.POE8E bit are 1.

When the ICSR4.POE10F flag becomes 1 while the POECR10.IC4ADDGPT46ZE bit and the ICSR4.POE10E bit are 1.

When the ICSR5.POE11F flag becomes 1 while the POECR10.IC5ADDGPT46ZE bit and the ICSR5.POE11E bit are 1.

When the ICSR7.POE12F flag becomes 1 while the POECR10.IC6ADDGPT46ZE bit and the ICSR7.POE12E bit are 1.

When the ICSR8.POE9F flag becomes 1 while the POECR10.IC8ADDGPT46ZE bit and the ICSR8.POE9E bit are 1.

When the ICSR9.POE13F flag becomes 1 while the POECR10.IC9ADDGPT46ZE bit and the ICSR9.POE13E bit are 1.

When the ICSR10.POE14F flag becomes 1 while the POECR10.IC10ADDGPT46ZE bit and the ICSR10.POE14E

bit are 1.

- Comparator output detection
 - When the POECMPFR.C0FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.
 - When the POECMPFR.C1FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.
 - When the POECMPFR.C2FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.
 - When the POECMPFR.C3FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.
 - When the POECMPFR.C4FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.
 - When the POECMPFR.C5FLAG flag becomes 1 while the POECR10.CMADDGPT46ZE bit is 1 and the POECMPEX7.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.
- Detection of oscillation stop
 - When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(22) GPTW7 pins (GTIOC7A, GTIOC7B)

When one of the following conditions is satisfied while the POECR3.GPT7ABZE bit is 1, the pins become high-impedance. Furthermore, when the POECR3.GPT7ABZE bit is 0 and the PMMCR2.GPT7AME and GPT7BME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the GTIOC7A and GTIOC7B pins
 - When the OCSR5.OSF5 flag becomes 1 while the OCSR5.OCE5 bit is 1.
- SPOER setting
 - When the SPOER.GPT79HIZ bit is set to 1.
- Conditions added by POECR11
 - When the ICSR1.POE0F flag becomes 1 while the POECR11.IC1ADDGPT79ZE bit is 1.
 - When the ICSR2.POE4F flag becomes 1 while the POECR11.IC2ADDGPT79ZE bit is 1.
 - When the ICSR3.POE8F flag becomes 1 while the POECR11.IC3ADDGPT79ZE bit and the ICSR3.POE8E bit are 1.
 - When the ICSR4.POE10F flag becomes 1 while the POECR11.IC4ADDGPT79ZE bit and the ICSR4.POE10E bit are 1.
 - When the ICSR5.POE11F flag becomes 1 while the POECR11.IC5ADDGPT79ZE bit and the ICSR5.POE11E bit are 1.
 - When the ICSR7.POE12F flag becomes 1 while the POECR11.IC6ADDGPT79ZE bit and the ICSR7.POE12E bit are 1.
 - When the ICSR8.POE9F flag becomes 1 while the POECR11.IC8ADDGPT79ZE bit and the ICSR8.POE9E bit are 1.
 - When the ICSR9.POE13F flag becomes 1 while the POECR11.IC9ADDGPT79ZE bit and the ICSR9.POE13E bit are 1.
 - When the ICSR10.POE14F flag becomes 1 while the POECR11.IC10ADDGPT79ZE bit and the ICSR10.POE14E bit are 1.
- Comparator output detection
 - When the POECMPFR.C0FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.
 - When the POECMPFR.C1FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.
 - When the POECMPFR.C2FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.

When the POECMPFR.C3FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.

When the POECMPFR.C4FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.

When the POECMPFR.C5FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.

- Detection of oscillation stop
When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(23) GPTW8 pins (GTIOC8A, GTIOC8B)

When one of the following conditions is satisfied while the POECR3.GPT8ABZE bit is 1, the pins become high-impedance. Furthermore, when the POECR3.GPT8ABZE bit is 0 and the PMMCR3.GPT8AME and GPT8BME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the GTIOC8A and GTIOC8B pins
When the OCSR5.OSF5 flag becomes 1 while the OCSR5.OCE5 bit is 1.
- SPOER setting
When the SPOER.GPT79HIZ bit is set to 1.
- Conditions added by POECR11
When the ICSR1.POE0F flag becomes 1 while the POECR11.IC1ADDGPT79ZE bit is 1.
When the ICSR2.POE4F flag becomes 1 while the POECR11.IC2ADDGPT79ZE bit is 1.
When the ICSR3.POE8F flag becomes 1 while the POECR11.IC3ADDGPT79ZE bit and the ICSR3.POE8E bit are 1.
When the ICSR4.POE10F flag becomes 1 while the POECR11.IC4ADDGPT79ZE bit and the ICSR4.POE10E bit are 1.
When the ICSR5.POE11F flag becomes 1 while the POECR11.IC5ADDGPT79ZE bit and the ICSR5.POE11E bit are 1.
When the ICSR7.POE12F flag becomes 1 while the POECR11.IC6ADDGPT79ZE bit and the ICSR7.POE12E bit are 1.
When the ICSR8.POE9F flag becomes 1 while the POECR11.IC8ADDGPT79ZE bit and the ICSR8.POE9E bit are 1.
When the ICSR9.POE13F flag becomes 1 while the POECR11.IC9ADDGPT79ZE bit and the ICSR9.POE13E bit are 1.
When the ICSR10.POE14F flag becomes 1 while the POECR11.IC10ADDGPT79ZE bit and the ICSR10.POE14E bit are 1.
- Comparator output detection
When the POECMPFR.COFLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.
When the POECMPFR.C1FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.
When the POECMPFR.C2FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.
When the POECMPFR.C3FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.
When the POECMPFR.C4FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.
When the POECMPFR.C5FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.
- Detection of oscillation stop
When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(24) GPTW9 pins (GTIOC9A, GTIOC9B)

When one of the following conditions is satisfied while the POECR3.GPT9ABZE bit is 1, the pins become high-impedance. Furthermore, when the POECR3.GPT9ABZE bit is 0 and the PMMCR3.GPT9AME and GPT9BME bits are 1 and when one of the following conditions is satisfied, the pins are switched to general I/O port pins.

- Operation for comparison of the output levels on the GTIOC9A and GTIOC9B pins
When the OCSR5.OSF5 flag becomes 1 while the OCSR5.OCE5 bit is 1.
- SPOER setting
When the SPOER.GPT79HIZ bit is set to 1.
- Conditions added by POECR11
When the ICSR1.POE0F flag becomes 1 while the POECR11.IC1ADDGPT79ZE bit is 1.
When the ICSR2.POE4F flag becomes 1 while the POECR11.IC2ADDGPT79ZE bit is 1.
When the ICSR3.POE8F flag becomes 1 while the POECR11.IC3ADDGPT79ZE bit and the ICSR3.POE8E bit are 1.
When the ICSR4.POE10F flag becomes 1 while the POECR11.IC4ADDGPT79ZE bit and the ICSR4.POE10E bit are 1.
When the ICSR5.POE11F flag becomes 1 while the POECR11.IC5ADDGPT79ZE bit and the ICSR5.POE11E bit are 1.
When the ICSR7.POE12F flag becomes 1 while the POECR11.IC6ADDGPT79ZE bit and the ICSR7.POE12E bit are 1.
When the ICSR8.POE9F flag becomes 1 while the POECR11.IC8ADDGPT79ZE bit and the ICSR8.POE9E bit are 1.
When the ICSR9.POE13F flag becomes 1 while the POECR11.IC9ADDGPT79ZE bit and the ICSR9.POE13E bit are 1.
When the ICSR10.POE14F flag becomes 1 while the POECR11.IC10ADDGPT79ZE bit and the ICSR10.POE14E bit are 1.
- Comparator output detection
When the POECMPFR.C0FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ0 bit or the POECMPSEL.POEREQ0 bit is 1.
When the POECMPFR.C1FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ1 bit or the POECMPSEL.POEREQ1 bit is 1.
When the POECMPFR.C2FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ2 bit or the POECMPSEL.POEREQ2 bit is 1.
When the POECMPFR.C3FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ3 bit or the POECMPSEL.POEREQ3 bit is 1.
When the POECMPFR.C4FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ4 bit or the POECMPSEL.POEREQ4 bit is 1.
When the POECMPFR.C5FLAG flag becomes 1 while the POECR11.CMADDGPT79ZE bit is 1 and the POECMPEX8.POEREQ5 bit or the POECMPSEL.POEREQ5 bit is 1.
- Detection of oscillation stop
When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.




Figure 23.2 Target Pins and Conditions for High-Impedance Control (1)




Figure 23.3 Target Pins and Conditions for High-Impedance Control (2)




Figure 23.4 Target Pins and Conditions for High-Impedance Control (3)




Figure 23.5 Target Pins and Conditions for High-Impedance Control (4)




Figure 23.6 Target Pins and Conditions for High-Impedance Control (5)




Figure 23.7 Target Pins and Conditions for High-Impedance Control (6)




Figure 23.8 Target Pins and Conditions for High-Impedance Control (7)




Figure 23.9 Target Pins and Conditions for High-Impedance Control (8)




Figure 23.10 Comparator Output Detection Signal Generator Block Diagram

23.3.1 MTU/GPTW Pin Selection

In this MCU, the pin functions for MTU and GPTW are respectively multiplexed with multiple sets of port pins. The target pins for output disabling control can be selected by the pin select register in POE (M0SELR1, M0SELR2, M3SELR, M4SELR1, M4SELR2, M6SELR, M7SELR1, M7SELR2, M9SELR1, M9SELR2, G0SELR, G1SELR, G2SELR, G3SELR, G4SELR, G5SELR, G6SELR, G7SELR, G8SELR, or G9SELR register). Table 23.5 shows the correspondence between MTU pins and select registers. Table 23.6 shows the correspondence between GPTW pins and select registers.

Note that settings for pins to be used as MTU or GPTW must be separately made in the registers of the multi-function pin controller (MPC). Take care so that there are no differences between the pins selected in the POE registers and the pins selected in the MPC registers.

Table 23.5 Correspondence between MTU Pins

MTU Pin Functions	Corresponding Ports	Select Registers	
MTIOC0A	PB3	M0SELR1	
	P31*4		
MTIOC0B	PB2		
	P30*4		
	PC0*1		
MTIOC0C	PB1	M0SELR2	
	P27*2		
	PC1*1		
MTIOC0D	PB0		M3SELR
	PC2*1		
MTIOC3B	P71	M3SELR	
	P12*1		
MTIOC3D	P74		M4SELR1
	P15*1		
MTIOC4A	P72	M4SELR1	
	P13*1		
MTIOC4C	P75		M4SELR2
	P16*1		
MTIOC4B	P73	M4SELR2	
	P14*1		
MTIOC4D	P76		M6SELR
	P17*1		
MTIOC6B	P95	M6SELR	
MTIOC6D	P92		
MTIOC7A	P94	M7SELR1	
MTIOC7C	P91		
MTIOC7B	P93	M7SELR2	
MTIOC7D	P90		

MTU Pin Functions	Corresponding Ports	Select Registers
MTIOC9A	PD7	M9SELR1
	P21	
	P00	
	P26*1	
	P35*1	
MTIOC9B	PE0*3	M9SELR2
	PC4*1	
	P10*4	
	P22	
	P34*1	
MTIOC9C	PD6	M9SELR2
	P20	
	P01	
	P25*1	
	PC6*1	
MTIOC9D	PE1*3	M9SELR2
	PC3*1	
	PE5*3	
	P11	
	PC5*1	

Note 1. This is only selectable in 144-pin products.

Note 2. This is only selectable in 144-pin and 112-pin products, 100-pin products with PGA pseudo-differential input, and 80-pin products.

Note 3. This is only selectable in 144-pin, 112-pin, and 100-pin products.

Note 4. This is only selectable in 144-pin, 112-pin, 100-pin, and 80-pin products.

Table 23.6 Correspondence between GPTW Pins

GPTW Pin Functions	Corresponding Ports	Select Registers
GTIOC0A	P71	G0SELR
	PD7	
	P12* ¹	
	PD2* ²	
	PG1* ¹	
GTIOC0B	P74	G0SELR
	PD6	
	P15* ¹	
	PD1* ³	
	PG2* ¹	
GTIOC1A	P72	G1SELR
	PD5	
	P13* ¹	
	PD0* ³	
	PK2* ¹	
GTIOC1B	P75	G1SELR
	PD4	
	P16* ¹	
	PB7* ³	
	PG0* ¹	
GTIOC2A	P73	G2SELR
	PD3	
	P14* ¹	
	PB6	
	PK0* ¹	
GTIOC2B	P76	G2SELR
	PD2* ²	
	P17* ¹	
	PB5	
	PK1* ¹	
GTIOC3A	P32* ⁴	G3SELR
	PD1* ³	
	PE5* ⁴	
	PD7	
GTIOC3B	P33* ⁴	G3SELR
	PD0* ³	
	P11	
	PD6	

GPTW Pin Functions	Corresponding Ports	Select Registers
GTIOC4A	P95	G4SELR
	P71	
GTIOC4B	P92	G4SELR
	P74	
GTIOC5A	P94	G5SELR
	P72	
GTIOC5B	P91	G5SELR
	P75	
GTIOC6A	P93	G6SELR
	P73	
GTIOC6B	P90	G6SELR
	P76	
GTIOC7A	P95	G7SELR
	P12* ¹	
GTIOC7B	P92	G7SELR
	P15* ¹	
GTIOC8A	P94	G8SELR
	P13* ¹	
GTIOC8B	P91	G8SELR
	P16* ¹	
GTIOC9A	P93	G9SELR
	P14* ¹	
GTIOC9B	P90	G9SELR
	P17* ¹	

Note 1. This is only selectable in 144-pin products.

Note 2. This is only selectable in 144-pin, 112-pin, 100-pin, and 80-pin products.

Note 3. This is only selectable in 144-pin and 112-pin products and 100-pin products without USB.

Note 4. This is only selectable in 144-pin, 112-pin, and 100-pin products.

23.3.2 Input-Level Detection Operation

If the input conditions set by ICSR1 to ICSR5 and ICSR7 to ICSR10 occur on the POE0#, POE4#, POE8#, POE9#, POE10#, POE11#, POE12#, POE13#, and POE14# pins, the outputs of the MTU complementary PWM output pins (MTU3 and MTU4 or MTU6 and MTU7), MTU0, MTU9 pins, and GPTW pins are disabled.

(1) Falling Edge Detection

When the level of input to the POE0#, POE4#, POE8#, POE9#, POE10#, POE11#, POE12#, POE13#, and POE14# pins are changed from high to low, outputs of the MTU complementary PWM output pins, MTU0 pins, MTU9 pins, and GPTW pins are disabled.

The falling edge is detected after the level is sampled with PCLK. Input a low level for at least one PCLK clock to the POE0#, POE4#, POE8#, POE9#, POE10#, POE11#, POE12#, POE13#, and POE14# pins.

Figure 23.11 shows a sample timing after the level changes in input to the POE0#, POE4#, POE8#, POE9#, POE10#, POE11#, POE12#, POE13#, and POE14# pins until the respective pins become high-impedance.




Figure 23.11 Operation when A Falling Edge Detection and High-Impedance are Selected

(2) Low-Level Detection

Figure 23.12 shows an example of changing pins to high-impedance state while a low-level detection is selected. Using a sampling clock selected by registers ICSR1 to ICSR5 and ICSR7 to ICSR10, the detection of low-level consecutively for specified number of times is regarded as a low-level detection, where the outputs of the MTU complementary PWM output pins, MTU0 pins, MTU9 pins, and GPTW pins are disabled. At this time, if a high-level is detected at least once, it is not regarded as a low-level detection.

The timing when the outputs of the MTU complementary PWM output pins, MTU0 pins, MTU9 pins, and GPTW pins are disabled after the sampling clock is input is the same in both falling-edge detection and in low-level detection.




Figure 23.12 Operation when A Low-Level Detection and High-Impedance are Selected (16 samplings)

23.3.3 Output-Level Compare Operation

Figure 23.13 shows an example of the output-level compare operation for the combination of MTIOC3B and MTIOC3D. When the MTIOC3B and MTIOC3D pins simultaneously go to the active level for at least one cycle of PCLK, the outputs are disabled.

The operation is the same for the other pin combinations and switching to general I/O ports.




Figure 23.13 Output-Level Compare Operation

23.3.4 Output Disabling Control Using Registers

The output disabling request of the MTU pins (MTU0, MTU3, MTU4, MTU6, MTU7, and MTU9) and the GPTW pins can be directly controlled by using the SPOER register.

For instance, setting the SPOER.MTUCH34HIZ bit to 1 switches the MTU3 and MTU4 pins specified by the POECR2 register to the high-impedance state.

The output disabling request of other pins can also be controlled by setting the appropriate bits in the SPOER register.

23.3.5 Output Disabling Control through Detection of Oscillation Stop

When the oscillation stop detection function for the clock generation circuit detects the oscillation stop while the ICSR6.OSTSTE bit is 1, the MTU complementary PWM output pins, MTU0 pins, MTU9 pins, and GPTW pins specified by the registers POECR1 to POECR3 and POECR7 can be switched to high-impedance, and the MTU complementary PWM output pins, MTU0 pins, MTU9 pins, and GPTW pins specified by the registers PMMCR0 to PMMCR3 can be switched to a general I/O port.

23.3.6 Output Disabling Control through Detection of the Comparator Output

The outputs of the MTU complementary PWM output pins, MTU0 pins, MTU9 pins, and GPTW pins can be disabled in response to detection of the output of the comparator.

For instance, when the POECMPFR.CjFLAG flag ($j = 0$ to 5) is added to the output disabling control conditions for the MTU3 and MTU4 pins by setting the POECR4.CMADDMT34ZE bit to 1, the MTU3 and MTU4 pins specified by the POECR2 register become high-impedance and the MTU3 and MTU4 pins specified by the PMMCR1 register are switched to general I/O port pins on comparator output detection.

The output disabling control of other pins can be controlled by the POECR1 to POECR8 registers and the PMMCR0 to PMMCR3 registers.

When using the CjFLAG flag ($j = 0$ to 5) as a source for the output disabling control conditions, set the POECMPSEL or POECMPEX m register ($m = 0$ to 8). When the POECMPSEL.POEREQ j bit is set to 1, the CjFLAG flag is used as a source for all target pins. When the POECMPEX m .POEREQ j bit is set to 1, the CjFLAG flag is used as a source for the corresponding pins.

23.3.7 Additional Functions for Output Disabling Control

Output disabling control conditions for the MTU complementary PWM output pins, MTU0 pins, MTU9 pins, and GPTW pins can be added by setting the POECR4 to POECR6, POECR4B, POECR6B, and POECR8 to POECR11 registers.

For instance, the settings listed below can be added as output disabling control conditions for the MTU3 and MTU4 pins.

- Setting the POECR4.CMADDMT34ZE bit to 1 adds comparator output detection
- Setting the POECR4.IC1ADDMT34ZE bit to 1 and adds the input-level detection by the POE0# pin
- Setting the POECR4.IC2ADDMT34ZE bit to 1 and adds the input-level detection by the POE4# pin
- Setting the POECR4.IC3ADDMT34ZE bit to 1 and adds the input-level detection by the POE8# pin
- Setting the POECR4.IC4ADDMT34ZE bit to 1 and adds the input-level detection by the POE11# pin
- Setting the POECR4.IC5ADDMT34ZE bit to 1 and adds the input-level detection by the POE8# pin
- Setting the POECR4.IC6ADDMT34ZE bit to 1 and adds the input-level detection by the POE12# pin
- Setting the POECR4.IC8ADDMT34ZE bit to 1 and adds the input-level detection by the POE9# pin
- Setting the POECR4.IC9ADDMT34ZE bit to 1 and adds the input-level detection by the POE13# pin
- Setting the POECR4.IC10ADDMT34ZE bit to 1 and adds the input-level detection by the POE14# pin

The output disabling control of other pins can also be controlled by setting the appropriate bits in the POECR4 to POECR6, POECR4B, POECR6, and POECR8 to POECR11 registers.

23.3.8 Control in Response to an Output Disabling Request

When a request to disable outputs is generated, those pins for which the corresponding bits of the POECR1 to POECR3, and POECR7 registers is set to 1 become high-impedance and those pins for which the corresponding bits of the PMMCR0 to PMMCR3 registers are set to 1 are switched to general I/O port pins.

When both bits are set to 1 for the same pin, the settings of the POECR1 to POECR3, and POECR7 registers take priority and the pins become high-impedance.

After a pin is switched to a general I/O port pin, the settings of the corresponding bits in the PDR and PODR registers determine the state of the pin.

23.3.9 Recover from Output Disabled State

The outputs which have been disabled due to input-level detection can be recovered from the state either by returning them to their initial state with a reset, or by clearing all of the ICSR1.POE0F, ICSR2.POE4F, ICSR3.POE8F, ICSR4.POE10F, ICSR5.POE11F, ICSR7.POE12F, ICSR8.POE9F, ICSR9.POE13F, and ICSR10.POE14F flags. However, note that when low-level sampling is selected with the ICSR1.POE0M[3:0], ICSR2.POE4M[3:0], ICSR3.POE8M[3:0], ICSR4.POE10M[3:0], ICSR5.POE11M[3:0], ICSR7.POE12M[3:0], ICSR8.POE9M[3:0], ICSR9.POE13M[3:0], and ICSR10.POE14M[3:0] bits, just writing 0 to a flag is ignored (the flag is not set to 0); flags can be cleared by writing 0 to it only after a high level is input to the POE0#, POE4#, POE8#, POE10#, POE11#, POE12#, POE9#, POE13#, and POE14# pins and is detected.

Pins whose outputs are disabled by detecting a simultaneous conduction can be released by resetting to return to the initial state or by writing 0 to the OCSR1.OSF1 flag, OCSR2.OSF2 flag, OCSR3.OSF3 flag, OCSR4.OSF3 flag, and OCSR5.OSF5 flag. However, note that just writing 0 to a flag is ignored (the flag is not set to 0); the flags can be cleared by writing 0 to it only after setting the inactive level to be output of the pin. In the MTU, the inactive level (initial output level) can be output by stopping the count operation. In the GPTW, the inactive level can be output in accordance with the procedure described in section 24.9.2, Pin Initialization Due to Error during Operation.

The outputs which have been disabled due to comparator output detection can be recovered from the state either by returning them to their initial state with a reset or by setting the POECMPFR.CjFLAG flag (j = 0 to 5) to 0.

When setting the POECMPFR.CjFLAG flag to 0, be sure to confirm that the analog input signal that triggered comparator output detection has returned to a normal value by performing A/D conversion and so on.

Note that the above POECMPFR.CjFLAG flag is not set to 1 again in the following cases:

- This flag is cleared without confirmation that the analog input signal has returned to a normal value, and

1. the analog input signal remains above the reference voltage when the comparator is set to non-inverted output, or
2. the analog input signal remains below the reference voltage when the comparator is set to inverted output.

The outputs which have been disabled due to oscillation stop detection can be recovered from the state either by returning them to their initial state with a reset or by setting the SYSTEM.OSTDSR.OSTDF flag to 0 to set the ICSR6.OSTSTF flag to 0.

23.4 POE Setting Procedure

Figure 23.14 shows the procedure for setting the POE. It illustrates an example of high-impedance control in response to comparison of the output levels on the MTU3 pins (MTIOC3B/MTIOC3D). In the figure, P71 is used as the MTIOC3B pin and P74 is used as the MTIOC3D pin.




Figure 23.14 Procedure for Setting the POE

23.5 Interrupts

The POE issues a request to generate an interrupt when the specified condition is satisfied during input-level detection or output-level comparison. Table 23.7 shows the interrupt sources and their conditions.

Table 23.7 Interrupt Sources and Conditions

Name	Interrupt Source	Interrupt Flag	Condition
OEI1	Output enable interrupt 1	POE0F, OSF1	When the ICSR1.POE0F flag becomes 1 while the ICSR1.PIE1 bit is 1 or when the OCSR1.OSF1 flag becomes 1 while the OCSR1.OIE1 bit is 1
OEI2	Output enable interrupt 2	POE4F, OSF2	When the ICSR2.POE4F flag becomes 1 while the ICSR2.PIE2 bit is 1 or when the OCSR2.OSF2 flag becomes 1 while the OCSR2.OIE2 bit is 1
OEI3	Output enable interrupt 3	POE8F, POE9F	When the ICSR3.POE8F flag becomes 1 while the ICSR3.PIE3 bit is 1 or when the ICSR8.POE9F flag becomes 1 while the ICSR8.PIE8 bit is 1
OEI4	Output enable interrupt 4	POE10F, POE11F	When the ICSR4.POE10F flag becomes 1 while the ICSR4.PIE4 bit is 1 or when the ICSR5.POE11F flag becomes 1 while the ICSR5.PIE5 bit is 1
OEI5	Output enable interrupt 5	POE12F, POE13F, POE14F, OSF3, OSF4, OSF5	When the ICSR7.POE12F flag becomes 1 while the ICSR7.PIE7 bit is 1, when the ICSR9.POE13F flag becomes 1 while the ICSR9.PIE9 bit is 1, when the ICSR10.POE14F flag becomes 1 while the ICSR10.PIE10 bit is 1, when the OCSR3.OSF3 flag becomes 1 while the OCSR3.OIE3 bit is 1, when the OCSR4.OSF4 flag becomes 1 while the OCSR4.OIE4 bit is 1 or when the OCSR5.OSF5 flag becomes 1 while the OCSR5.OIE5 bit is 1

23.6 Usage Notes

23.6.1 Transition to Low Power Consumption Mode

When using the POE, do not transition to software standby or deep software standby modes. Output disabling control for pins cannot be performed as the POE operation is disabled in software standby or deep software standby modes.

23.6.2 Output Disabling Control When the MTU and GPTW Pins are Not Selected

When the control conditions are satisfied while the output disabling control for the MTU and GPTW pins are enabled by the registers POECR1 to POECR3, POECR7 register, and registers PMMCR0 to PMMCR3, outputs are disabled for the pins which have become controlled by the pin select register settings even when the MTU and GPTW functions are not selected by the PmnPFS register in the MPC.

To avoid unintended output disabling, ensure that there are no differences between the settings for MTU and GPTW pin selection in the PmnPFS registers of the MPC and for MTU and GPTW pin selection in the pin select register of the POE.

23.6.3 When the POE is Not Used

The output disabling control for the pins by the POE becomes enabled for some pins after resetting. Even when the POE is not used, write 0 to a relevant bit in the POECR2 register. Also write 0000b to relevant bits in the following pin select registers: M0SELR1, M0SELR2, M3SELR, M4SELR1, M4SELR2, M6SELR, M7SELR1, M7SELR2, M9SELR1, M9SELR2, G0SELR, G1SELR, G2SELR, G3SELR, G4SELR, G5SELR, G6SELR, G7SELR, G8SELR, and G9SELR.

23.6.4 Setting the Active Level When the Inverting Output Is Set for the MTU and GPTW

In this MCU, either of normal output or inverting output can be selected for an output of the MTU and GPTW by the MPC.PmnPFS register.

When inverting output of the MTU is selected, the active level specified by the MTU.TOCR1j and MTU.TOCR2j registers (j = A, B) and the active level of the signal which is output to the pins become inverted. At this time, to use detection of simultaneous conduction, specify, by the ALR1 and ALR2 registers, the active level with reference to signals which are output to the pins.

When the inverting output of the GPTW is selected, the active level of the signal which is output to the pins become inverted. At this time, to use detection of simultaneous conduction, specify, by the registers ALR3 to ALR5, the active level with reference to signals which are output to the pins.

23.6.5 Reading the Pins When in High-Impedance State

When the pins are in high-impedance state by the POE, the level of the relevant pins cannot be read. The value when read is indeterminable. To read the level of the pins, release from the high-impedance state.

When the port switching control is selected instead of high-impedance control, this is not applied.

23.6.6 Notes for Using POE and POEG Together

When using the POE and POEG together, do not control the output disabling for the same GPTW output pin by both the POE and POEG.

24. General PWM Timer (GPTW)

This MCU has a general PWM timer (GPTW) consisting of a ten-channel 32-bit timer.

24.1 Overview

Table 24.1 lists the specifications for the GPTW, and Table 24.2 shows the functions of the GPTW. Figure 24.1 shows a block diagram of the GPTW.

Table 24.1 GPTW Specifications

Item	Description
Functions	<ul style="list-style-type: none"> • 32 bits × 10 channels • Up-counting or down-counting (sawtooth waves) or up/down-counting (triangle waves) for each counter. • Clock sources independently selectable for each channel • Two I/O pins per channel • Two output compare/input capture registers per channel • For the two output compare/input capture registers of each channel, four registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use. • In output compare operation, buffer switching can be at crests or troughs, enabling the generation of laterally asymmetric PWM waveforms. • Registers for setting up frame cycles in each channel (with capability for generating interrupts at overflow or underflow) • Generation of dead times in PWM operation • Simultaneous start/stop/clearing of desired channel counters • Operation of count start/count stop/counter clearing/up-counting/down-counting/input capture by maximum of eight ELC events based on the ELC setting • Operation of count start/count stop/counter clearing/up-counting/down-counting/input capture by detecting two input signal conditions • Operation of count start/count stop/counter clearing/up-counting/down-counting/input capture by maximum of four external triggers • Function to control output negation by requests for disabling of output from the POEG • A/D converter start trigger generation function • Event signals for compare match A to F and for overflow/underflow can be output to the ELC • Input capture input can select noise filter function • Bus clock: PCLKA, GPTW count reference clock: PCLKC, Frequency ratio between PCLKA: PCLKC = 1: N (N = 1/2)

Table 24.2 GPTW Functions

Item	Description	
Count clocks	PCLKC, PCLKC/2, PCLKC/4, PCLKC/8, PCLKC/16, PCLKC/32, PCLKC/64, PCLKC/256, PCLKC/1024, GTETRGA, GTETRGB, GTETRGC, GTETRGD	
Output compare/input capture registers (GTCCR)	GTCCRA, GTCCRB	
Compare/buffer registers	GTCCRC, GTCCRD, GTCCRE, GTCCRF	
PWM period setting register	GTPR	
PWM period setting buffer registers	GTPBR, GTPDBR	
Input capture input/ compare match output/ PWM output pin	GTIOCnA, GTIOCnB	
External trigger input pin (via the POEG)	GTETRGA, GTETRGB, GTETRGC, GTETRGD	
Counter clear sources	Compare match for the GTPR register, input capture, ELC input, the state of input pins, and external trigger input	
Compare match output	Low output	✓
	High output	✓
	Toggle output	✓
Input capture function	✓	
Automatic addition of dead time	✓	
PWM mode	✓	
Phase counting function	✓	
Buffer operation	Double buffer (Simultaneous operation disable control for multiple channels)	
One-shot operation	✓	
DMAC/DTC activation	All interrupt sources	
A/D converter start trigger	Compare match of GTADTRA or GTADTRB register	
Interrupt sources	<p>Nine sources</p> <ul style="list-style-type: none"> • GTCCRA register compare match/input capture (GTCIA_n) • GTCCRB register compare match/input capture (GTCIB_n) • GTCCRC register compare match (GTCIC_n) • GTCCRD register compare match (GTCID_n) • Dead time error (GDTE_n) • GTCCRE register compare match (GTCIE_n) • GTCCRF register compare match (GTCIF_n) • GTCNT counter overflow (GTPR register compare match) (GTCIV_n) • GTCNT counter underflow (GTCIU_n) 	
Interrupt skipping function	<ul style="list-style-type: none"> • Skipping of interrupts of GTCNT counter overflow (GTPR register compare match) (GTCIV_n) and GTCNT counter underflow (GTCIU_n) (interlocked with other interrupts and A/D conversion start requests) • Buffer transfer skipping function 	
Event operation by the ELC	✓	
Noise filter function	✓	

✓: Possible

n = 0 to 9




Figure 24.1 GPTW Block Diagram (n = 0 to 9)

Table 24.3 lists the I/O pins used in the GPTW.

Table 24.3 GPTW I/O Pins

Channel	Pin Name	I/O	Function
GPTW	GTETRGA	Input	External trigger input pin A (input via the POEG)
	GTETRGB	Input	External trigger input pin B (input via the POEG)
	GTETRGC	Input	External trigger input pin C (input via the POEG)
	GTETRGD	Input	External trigger input pin D (input via the POEG)
	GTADSM0	Output	A/D conversion start request monitor 0 output pin
	GTADSM1	Output	A/D conversion start request monitor 1 output pin
GPTW _n	GTIOC _n A	I/O	GTCCRA register input capture input/output compare output/PWM output pin
	GTIOC _n B	I/O	GTCCRB register input capture input/output compare output/PWM output pin

n = 0 to 9

24.2 Register Descriptions

24.2.1 General PWM Timer Write-Protection Register (GTWP)

Address(es): GPTW0.GTWP 000C 2000h, GPTW1.GTWP 000C 2100h, GPTW2.GTWP 000C 2200h,
GPTW3.GTWP 000C 2300h, GPTW4.GTWP 000C 2400h, GPTW5.GTWP 000C 2500h,
GPTW6.GTWP 000C 2600h, GPTW7.GTWP 000C 2700h, GPTW8.GTWP 000C 2800h,
GPTW9.GTWP 000C 2900h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16			
—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—			
Value after reset:																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0			
PRKEY[7:0]											—	—	—	CMNWP	CLRWP	STPWP	STRWP	WP
Value after reset:																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit	Symbol	Bit Name	Description	R/W
b0	WP	Register Write Disabled	0: Write to the register is enabled 1: Write to the register is disabled	R/W
b1	STRWP	GTSTR.CSTRT Bit Write Disabled	0: Write to the bit is enabled 1: Write to the bit is disabled	R/W
b2	STPWP	GTSTP.CSTOP Bit Write Disabled	0: Write to the bit is enabled 1: Write to the bit is disabled	R/W
b3	CLRWP	GTCLR.CCLR Bit Write Disabled	0: Write to the bit is enabled 1: Write to the bit is disabled	R/W
b4	CMNWP	Common Register Write Disabled	0: Write to the register is enabled 1: Write to the register is disabled	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b8	PRKEY[7:0]	GTWP Key Code	These bits are read as 0. To modify the WP, STRWP, STPWP, CLRWP, and CMNWP bits, write A5h.	R/W
b31 to b16	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

GTWP enables or disables writing to registers to prevent accidental modification.

Protection by the GTWP register only covers the CPU write operation.

Such protection does not cover a register updating generated in coordination with the CPU write.

For registers that are write enabled or disabled depending on the setting of the GTWP register, see [section 24.8.1, Write-Protection for Registers](#).

WP Bit (Register Write Disabled)

Write enable/disable to the GPTW can be selected with this bit.

Registers which are targets of write enable/disable are as follows:

GTSSR, GTPSR, GTCR, GTUPSR, GTDNSR, GTICASR, GTICBSR, GTCR, GTUDDTYC, GTIOR, GTINTAD, GTST, GTBER, GTITC, GTCNT, GTCCRA, GTCCRB, GTCCRC, GTCCRD, GTCCRE, GTCCRF, GTPR, GTPBR, GTPDBR, GTADTRA, GTADTBRA, GTADTDBRA, GTADTRB, GTADTBRB, GTADTDBRB, GTDTCR, GTDVU, GTDVD, GTDBU, GTDBD, GTSOS, GTSOTR, GTADSMR, GTEITC, GTEITLI1, GTEITLI2, GTEITLB

STRWP Bit (GTSTR.CSTRT Bit Write Disabled)

The STRWP bits enable or disable starting the updating of counter values by writing to the CSTRTn bit corresponding to a channel number in the GTSTR register.

The bit position of each CSTRTn bit in the GTSTR registers is allocated to the channel with the corresponding number,

and writing to the GTSTR register for any channel results in writing to the registers of all channels. The STRWP bit for each channel does not control writing but only controls updating of the CSTRT bit for the corresponding channel in the case of simultaneous writing to all channels.

Thus, in the case of writing to the CSTRT bits of a channel for which the setting of the STRWP bit is 1 (disabling writing), the CSTRT bit for the given channel will not be updated, but the CSTRT bits corresponding to channel for which the setting of the STRWP bit is 0 (enabling writing) will be updated. For example, when the setting of the GPTW0.GTWP.STRWP bit is 0 (enabling writing), writing 1 to the GPTW1.GTSTR.CSTRT0 bit when its current setting is 0 will lead to updating of the value, and the GPTW0.GTCNT counter starts running. When the setting of the GPTW0.GTWP.STRWP bit is 1 (disabling writing), writing 1 to the GPTW1.GTSTR.CSTRT0 bit when its current setting is 0 will leave the bit with the value 0, and the GPTW0.GTCNT counter will not start running.

If you want to protect all bits in the GTSTR register from being updated, set the STRWP bits of all channels to 1.

STPWP Bit (GTSTP.CSTOP Bit Write Disabled)

The STPWP bits enable or disable starting the updating of counter values by writing to the CSTOPn bit corresponding to a channel number in the GTSTP register.

The bit position of each CSTOPn bit in the GTSTP registers is allocated to the channel with the corresponding number, and writing to the GTSTP register for any channel results in writing to the registers of all channels. The STPWP bit for each channel does not control writing but only controls updating of the CSTOP bit for the corresponding channel in the case of simultaneous writing to all channels.

Thus, in the case of writing to the CSTOP bits of a channel for which the setting of the STPWP bit is 1 (disabling writing), the CSTOP bit for the given channel will not be updated, but the CSTOP bits corresponding to channel for which the setting of the STPWP bit is 0 (enabling writing) will be updated. For example, when the setting of the GPTW0.GTWP.STPWP bit is 0 (enabling writing), writing 1 to the GPTW1.GTSTP.CSTOP0 bit when its current setting is 0 will lead to updating of the value, and the GPTW0.GTCNT counter is stopped. When the setting of the GPTW0.GTWP.STPWP bit is 1 (disabling writing), writing 1 to the GPTW1.GTSTP.CSTOP0 bit when its current setting is 0 will leave the bit with the value 0, and the GPTW0.GTCNT counter will not be stopped.

If you want to protect all bits in the GTSTP register from being updated, set the STPWP bits of all channels to 1.

CLRWP Bit (GTCLR.CCLR Bit Write Disabled)

The CLRWP bits enable or disable starting the updating of counter values by writing to the CCLRn bit corresponding to a channel number in the GTCLR register.

The bit position of each CCLRn bit in the GTCLR registers is allocated to the channel with the corresponding number, and writing to the GTCLR register for any channel results in writing to the registers of all channels. The CLRWP bit for each channel does not control writing but only controls updating of the CCLR bit for the corresponding channel in the case of simultaneous writing to all channels.

Thus, in the case of writing to the CCLR bits of a channel for which the setting of the CLRWP bit is 1 (disabling writing), the CCLR bit for the given channel will not be updated, but the CCLR bits corresponding to channel for which the setting of the CLRWP bit is 0 (enabling writing) will be updated. For example, when the setting of the GPTW0.GTWP.CLRWP bit is 0 (enabling writing), writing 1 to the GPTW1.GTCLR.CCLR0 bit when its current setting is 0 will lead to updating of the value, and the GPTW0.GTCNT counter is cleared.

If you want to protect all bits in the GTCLR register from being updated, set the CLRWP bits of all channels to 1.

CMNWP Bit (Common Register Write Disabled)

The CMNWP bit enables or disables starting the updating of counter values by writing to the SECSELn bit (n = 0 to 9) corresponding to a channel number in the GTSECSR register or to the GTSECR register.

The bit position of each SECSEL bit in the GTSECSR registers is allocated to the channel with the corresponding number, and writing to the GTSECSR register for any channel results in writing to the registers of all channels. Writing to the GTSECR register of any channel leads to writing to the registers of all channels. The CMNWP bit for each channel does not control writing but only controls updating of the SECSEL bit and the GTSECR register value for the

corresponding channel in the case of simultaneous writing to all channels.

Thus, in the case of writing to the SECSEL bit and the GTSECR register value of a channel for which the setting of the CMNWP bit is 1 (disabling writing), the SECSEL bit and the GTSECR register value for the given channel will not be updated, but the SECSEL bit and the GTSECR register value corresponding to channel for which the setting of the CMNWP bit is 0 (enabling writing) will be updated.

For example, when the setting of the GPTW0.GTWP.CMNWP bit is 0 (enabling writing), writing to the GPTW1.GTSECSR.SECSEL0 bit will lead to updating of the value of the GPTW0.GTSECSR.SECSEL0 bit. In the same way, writing to the GPTW1.GTSECR register will update the value of the GPTW0.GTSECR register. When the setting of the GPTW0.GTWP.CMNWP bit is 1 (disabling writing), writing to the GPTW1.GTSECSR.SECSEL0 bit will not lead to updating of the value of the GPTW0.GTSECSR.SECSEL0 bit. In the same way, writing to the GPTW1.GTSECR register will not lead to updating of the value of the GPTW0.GTSECR register.

If you want to protect all bits in the GTSECSR and GTSECR registers from being updated, set the CMNWP bits of all channels to 1.

PRKEY[7:0] Bits (GTWP Key Code)

This bit controls whether the WP, STRWP, STPWP, CLRWP, and CMNWP bits can be overwritten.

24.2.2 General PWM Timer Software Start Register (GTSTR)

Address(es): GPTW0.GTSTR 000C 2004h, GPTW1.GTSTR 000C 2104h, GPTW2.GTSTR 000C 2204h, GPTW3.GTSTR 000C 2304h, GPTW4.GTSTR 000C 2404h, GPTW5.GTSTR 000C 2504h, GPTW6.GTSTR 000C 2604h, GPTW7.GTSTR 000C 2704h, GPTW8.GTSTR 000C 2804h, GPTW9.GTSTR 000C 2904h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	CSTRT9	CSTRT8	CSTRT7	CSTRT6	CSTRT5	CSTRT4	CSTRT3	CSTRT2	CSTRT1	CSTRT0
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	CSTRT0	Channel 0 Count Start	When reading 0: The counter is stopped. 1: The counter is running.	R/W
b1	CSTRT1	Channel 1 Count Start		R/W
b2	CSTRT2	Channel 2 Count Start	When writing 0: Ignored. 1: The counter starts running.	R/W
b3	CSTRT3	Channel 3 Count Start		R/W
b4	CSTRT4	Channel 4 Count Start		R/W
b5	CSTRT5	Channel 5 Count Start		R/W
b6	CSTRT6	Channel 6 Count Start		R/W
b7	CSTRT7	Channel 7 Count Start		R/W
b8	CSTRT8	Channel 8 Count Start		R/W
b9	CSTRT9	Channel 9 Count Start		R/W
b31 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTSTR register starts the GTCNT counter operation.

A bit position of the GTSTR register indicates a channel number. The GTSTR register of each channel is a common register, and writing 1 to the GTSTR register in any channel and updating it can start operation of the GTCNT counter in all the channels related to the position of the bit written with 1. A change in counter operation and the register value is not generated by writing 0 to the bit.

CSTRTn Bit (Channel n Count Start) (n = 0 to 9)

This bit starts the GTCNT counter for channel n.

A read value indicates the state of the counter operation in a corresponding channel (GTCR.CST bit). The bit with 0 indicates that the counter is stopped, while the bit with 1 indicates that the counter is in operation.

24.2.3 General PWM Timer Software Stop Register (GTSTP)

Address(es): GPTW0.GTSTP 000C 2008h, GPTW1.GTSTP 000C 2108h, GPTW2.GTSTP 000C 2208h,
GPTW3.GTSTP 000C 2308h, GPTW4.GTSTP 000C 2408h, GPTW5.GTSTP 000C 2508h,
GPTW6.GTSTP 000C 2608h, GPTW7.GTSTP 000C 2708h, GPTW8.GTSTP 000C 2808h,
GPTW9.GTSTP 000C 2908h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	CSTOP 9	CSTOP 8	CSTOP 7	CSTOP 6	CSTOP 5	CSTOP 4	CSTOP 3	CSTOP 2	CSTOP 1	CSTOP 0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	CSTOP0	Channel 0 Count Stop	When reading 0: The counter is operating. 1: The counter is stopped.	R/W
b1	CSTOP1	Channel 1 Count Stop		R/W
b2	CSTOP2	Channel 2 Count Stop	When writing 0: Ignored. 1: The counter is stopped.	R/W
b3	CSTOP3	Channel 3 Count Stop		R/W
b4	CSTOP4	Channel 4 Count Stop		R/W
b5	CSTOP5	Channel 5 Count Stop		R/W
b6	CSTOP6	Channel 6 Count Stop		R/W
b7	CSTOP7	Channel 7 Count Stop		R/W
b8	CSTOP8	Channel 8 Count Stop		R/W
b9	CSTOP9	Channel 9 Count Stop		R/W
b31 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTSTP register stops the GTCNT counter operation.

A bit position of the GTSTP register indicates a channel number. The GTSTP register of each channel is a common register, and writing 1 to the GTSTP register in any channel and updating it can stop operation of the GTCNT counter in all the channels related to the position of the bit written with 1. A change in counter operation and the register value is not generated by writing 0 to the bit.

CSTOPn Bit (Channel n Count Stop) (n = 0 to 9)

This bit stops the GTCNT counter for channel n.

A read value indicates the state of the counter operation in a corresponding channel (inverted GTCR.CST bit). The bit with 0 indicates that the counter is in operation, while the bit with 1 indicates that the counter is stopped.

24.2.4 General PWM Timer Software Clear Register (GTCLR)

Address(es): GPTW0.GTCLR 000C 200Ch, GPTW1.GTCLR 000C 210Ch, GPTW2.GTCLR 000C 220Ch, GPTW3.GTCLR 000C 230Ch, GPTW4.GTCLR 000C 240Ch, GPTW5.GTCLR 000C 250Ch, GPTW6.GTCLR 000C 260Ch, GPTW7.GTCLR 000C 270Ch, GPTW8.GTCLR 000C 280Ch, GPTW9.GTCLR 000C 290Ch

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	CCLR9	CCLR8	CCLR7	CCLR6	CCLR5	CCLR4	CCLR3	CCLR2	CCLR1	CCLR0
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	CCLR0	Channel 0 Counter Clear	0: Ignored. 1: The counter is to be cleared.	W
b1	CCLR1	Channel 1 Counter Clear		W
b2	CCLR2	Channel 2 Counter Clear		W
b3	CCLR3	Channel 3 Counter Clear		W
b4	CCLR4	Channel 4 Counter Clear		W
b5	CCLR5	Channel 5 Counter Clear		W
b6	CCLR6	Channel 6 Counter Clear		W
b7	CCLR7	Channel 7 Counter Clear		W
b8	CCLR8	Channel 8 Counter Clear		W
b9	CCLR9	Channel 9 Counter Clear		W
b31 to b10	—	Reserved	The write value should be 0.	W

The GTCLR register is a write-only register which sets clearing of the GTCNT counter.

A bit position of the GTCLR register indicates a channel number. The GTCLR register of each channel is a common register, and writing 1 to the GTCLR register in any channel and updating it changes to 0 of the GTCNT counter in all the channels related to the position of the bit written with 1. A change in counter operation and the register value is not generated by writing 0 to the bit.

CCLRn Bit (Channel n Counter Clear) (n = 0 to 9)

When the counting direction flag is set for decrementation (GTST.TUCF flag = 0) with sawtooth-wave mode selected in the GTCR.MD[2:0] bits, the value of the GTCNT counter becomes that of the corresponding GTPR register in response to writing 1 to the CCLRn bit. The value of the counter becomes 0000 0000h with other settings.

24.2.5 General PWM Timer Start Source Select Register (GTSSR)

Address(es): GPTW0.GTSSR 000C 2010h, GPTW1.GTSSR 000C 2110h, GPTW2.GTSSR 000C 2210h,
GPTW3.GTSSR 000C 2310h, GPTW4.GTSSR 000C 2410h, GPTW5.GTSSR 000C 2510h,
GPTW6.GTSSR 000C 2610h, GPTW7.GTSSR 000C 2710h, GPTW8.GTSSR 000C 2810h,
GPTW9.GTSSR 000C 2910h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
CSTRT	—	—	—	—	—	—	—	SSELC H	SSELC G	SSELC F	SSELC E	SSELC D	SSELC C	SSELC B	SSELC A
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
SSCBF AH	SSCBF AL	SSCBR AH	SSCBR AL	SSCAF BH	SSCAF BL	SSCAR BH	SSCAR BL	SSGTR GDF	SSGTR GDR	SSGTR GCF	SSGTR GCR	SSGTR GBF	SSGTR GBR	SSGTR GAF	SSGTR GAR
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	SSGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to start counting. 0 1: The counter starts at a rising edge of the GTETRGA signal.	R/W
b1	SSGTRGAF		1 0: The counter starts at a falling edge of the GTETRGA signal. 1 1: The counter starts at both edges of the GTETRGA signal.	R/W
b2	SSGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to start counting. 0 1: The counter starts at a rising edge of the GTETRGB signal.	R/W
b3	SSGTRGBF		1 0: The counter starts at a falling edge of the GTETRGB signal. 1 1: The counter starts at both edges of the GTETRGB signal.	R/W
b4	SSGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to start counting. 0 1: The counter starts at a rising edge of the GTETRGC signal.	R/W
b5	SSGTRGCF		1 0: The counter starts at a falling edge of the GTETRGC signal. 1 1: The counter starts at both edges of the GTETRGC signal.	R/W
b6	SSGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to start counting. 0 1: The counter starts at a rising edge of the GTETRGD signal.	R/W
b7	SSGTRGDF		1 0: The counter starts at a falling edge of the GTETRGD signal. 1 1: The counter starts at both edges of the GTETRGD signal.	R/W
b8	SSCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to start counting. 0 1: The counter starts at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low.	R/W
b9	SSCARBH		1 0: The counter starts at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter starts at a rising edge of the GTIOCnA signal.	R/W

Bit	Symbol	Bit Name	Description	R/W
b10	SSCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to start counting. 0 1: The counter starts at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter starts at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter starts at a falling edge of the GTIOCnA signal.	R/W
b11	SSCAFBH			R/W
b12	SSCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to start counting. 0 1: The counter starts at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter starts at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter starts at a rising edge of the GTIOCnB signal.	R/W
b13	SSCBRAH			R/W
b14	SSCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to start counting. 0 1: The counter starts at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter starts at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter starts at a falling edge of the GTIOCnB signal.	R/W
b15	SSCBFAH			R/W
b16	SSELCA	ELCA Event Source Count Start Enable	0: Disables count start by the ELCA event input 1: Enables count start by the ELCA event input	R/W
b17	SSELCB	ELCB Event Source Count Start Enable	0: Disables count start by the ELCB event input 1: Enables count start by the ELCB event input	R/W
b18	SSELCC	ELCC Event Source Count Start Enable	0: Disables count start by the ELCC event input 1: Enables count start by the ELCC event input	R/W
b19	SSELCD	ELCD Event Source Count Start Enable	0: Disables count start by the ELCD event input 1: Enables count start by the ELCD event input	R/W
b20	SSELCE	ELCE Event Source Count Start Enable	0: Disables count start by the ELCE event input 1: Enables count start by the ELCE event input	R/W
b21	SSELCF	ELCF Event Source Count Start Enable	0: Disables count start by the ELCF event input 1: Enables count start by the ELCF event input	R/W
b22	SSELCG	ELCG Event Source Count Start Enable	0: Disables count start by the ELCG event input 1: Enables count start by the ELCG event input	R/W
b23	SSELCH	ELCH Event Source Count Start Enable	0: Disables count start by the ELCH event input 1: Enables count start by the ELCH event input	R/W
b30 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b31	CSTRT	Software Source Count Start Enable	0: Disables count start by the GTSTR register 1: Enables count start by the GTSTR register	R/W

n = 0 to 9

The GTSSR register sets a count start source for the GTCNT counter.

Inputs from the GTETRGA, GTETRGB, GTETRG C, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

24.2.6 General PWM Timer Stop Source Select Register (GTPSR)

Address(es): GPTW0.GTPSR 000C 2014h, GPTW1.GTPSR 000C 2114h, GPTW2.GTPSR 000C 2214h, GPTW3.GTPSR 000C 2314h, GPTW4.GTPSR 000C 2414h, GPTW5.GTPSR 000C 2514h, GPTW6.GTPSR 000C 2614h, GPTW7.GTPSR 000C 2714h, GPTW8.GTPSR 000C 2814h, GPTW9.GTPSR 000C 2914h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
CSTOP	—	—	—	—	—	—	—	PSELC H	PSELC G	PSELC F	PSELC E	PSELC D	PSELC C	PSELC B	PSELC A
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
PSCBF AH	PSCBF AL	PSCBR AH	PSCBR AL	PSCAF BH	PSCAF BL	PSCAR BH	PSCAR BL	PSGTR GDF	PSGTR GDR	PSGTR GCF	PSGTR GCR	PSGTR GBF	PSGTR GBR	PSGTR GAF	PSGTR GAR
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	PSGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to stop counting. 0 1: The counter stops at a rising edge of the GTETRGA signal. 1 0: The counter stops at a falling edge of the GTETRGA signal. 1 1: The counter stops at both edges of the GTETRGA signal.	R/W
b1	PSGTRGAF			R/W
b2	PSGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to stop counting. 0 1: The counter stops at a rising edge of the GTETRGB signal. 1 0: The counter stops at a falling edge of the GTETRGB signal. 1 1: The counter stops at both edges of the GTETRGB signal.	R/W
b3	PSGTRGBF			R/W
b4	PSGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to stop counting. 0 1: The counter stops at a rising edge of the GTETRGC signal. 1 0: The counter stops at a falling edge of the GTETRGC signal. 1 1: The counter stops at both edges of the GTETRGC signal.	R/W
b5	PSGTRGCF			R/W
b6	PSGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to stop counting. 0 1: The counter stops at a rising edge of the GTETRGD signal. 1 0: The counter stops at a falling edge of the GTETRGD signal. 1 1: The counter stops at both edges of the GTETRGD signal.	R/W
b7	PSGTRGDF			R/W
b8	PSCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to stop counting. 0 1: The counter stops at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter stops at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter stops at a rising edge of the GTIOCnA signal.	R/W
b9	PSCARBH			R/W

Bit	Symbol	Bit Name	Description	R/W
b10	PSCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to stop counting. 0 1: The counter stops at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter stops at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter stops at a falling edge of the GTIOCnA signal.	R/W
b11	PSCAFBH			R/W
b12	PSCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to stop counting. 0 1: The counter stops at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter stops at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter stops at a rising edge of the GTIOCnB signal.	R/W
b13	PSCBRAH			R/W
b14	PSCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to stop counting. 0 1: The counter stops at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter stops at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter stops at a falling edge of the GTIOCnB signal.	R/W
b15	PSCBFAH			R/W
b16	PSELCA	ELCA Event Source Count Stop Enable	0: Disables count stop by the ELCA event input 1: Enables count stop by the ELCA event input	R/W
b17	PSELCB	ELCB Event Source Count Stop Enable	0: Disables count stop by the ELCB event input 1: Enables count stop by the ELCB event input	R/W
b18	PSELCC	ELCC Event Source Count Stop Enable	0: Disables count stop by the ELCC event input 1: Enables count stop by the ELCC event input	R/W
b19	PSELCD	ELCD Event Source Count Stop Enable	0: Disables count stop by the ELCD event input 1: Enables count stop by the ELCD event input	R/W
b20	PSELCE	ELCE Event Source Count Stop Enable	0: Disables count stop by the ELCE event input 1: Enables count stop by the ELCE event input	R/W
b21	PSELCF	ELCF Event Source Count Stop Enable	0: Disables count stop by the ELCF event input 1: Enables count stop by the ELCF event input	R/W
b22	PSELCG	ELCG Event Source Count Stop Enable	0: Disables count stop by the ELCG event input 1: Enables count stop by the ELCG event input	R/W
b23	PSELCH	ELCH Event Source Count Stop Enable	0: Disables count stop by the ELCH event input 1: Enables count stop by the ELCH event input	R/W
b30 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b31	CSTOP	Software Source Count Stop Enable	0: Disables count stop by the GTSTP register 1: Enables count stop by the GTSTP register	R/W

n = 0 to 9

The GTPSR register sets a count stop source for the GTCNT counter.

Inputs from the GTETRGA, GTETRGB, GTETRGC, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

24.2.7 General PWM Timer Clear Source Select Register (GTCSR)

Address(es): GPTW0.GTCSR 000C 2018h, GPTW1.GTCSR 000C 2118h, GPTW2.GTCSR 000C 2218h, GPTW3.GTCSR 000C 2318h, GPTW4.GTCSR 000C 2418h, GPTW5.GTCSR 000C 2518h, GPTW6.GTCSR 000C 2618h, GPTW7.GTCSR 000C 2718h, GPTW8.GTCSR 000C 2818h, GPTW9.GTCSR 000C 2918h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
CCLR	—	—	—	—	—	—	—	CSELC H	CSELC G	CSELC F	CSELC E	CSELC D	CSELC C	CSELC B	CSELC A
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
CSCBF AH	CSCBF AL	CSCBR AH	CSCBR AL	CSCAF BH	CSCAF BL	CSCAR BH	CSCAR BL	CSGTR GDF	CSGTR GDR	CSGTR GCF	CSGTR GCR	CSGTR GBF	CSGTR GBR	CSGTR GAF	CSGTR GAR
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	CSGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a rising edge of the GTETRGA signal. 1 0: The counter is cleared at a falling edge of the GTETRGA signal. 1 1: The counter is cleared at both edges of the GTETRGA signal.	R/W
b1	CSGTRGAF			R/W
b2	CSGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a rising edge of the GTETRGB signal. 1 0: The counter is cleared at a falling edge of the GTETRGB signal. 1 1: The counter is cleared at both edges of the GTETRGB signal.	R/W
b3	CSGTRGBF			R/W
b4	CSGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a rising edge of the GTETRGC signal. 1 0: The counter is cleared at a falling edge of the GTETRGC signal. 1 1: The counter is cleared at both edges of the GTETRGC signal.	R/W
b5	CSGTRGCF			R/W
b6	CSGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a rising edge of the GTETRGD signal. 1 0: The counter is cleared at a falling edge of the GTETRGD signal. 1 1: The counter is cleared at both edges of the GTETRGD signal.	R/W
b7	CSGTRGDF			R/W
b8	CSCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter is cleared at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter is cleared at a rising edge of the GTIOCnA signal.	R/W
b9	CSCARBH			R/W

Bit	Symbol	Bit Name	Description	R/W
b10	CSCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter is cleared at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter is cleared at a falling edge of the GTIOCnA signal.	R/W
b11	CSCAFBH			R/W
b12	CSCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter is cleared at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter is cleared at a rising edge of the GTIOCnB signal.	R/W
b13	CSCBRAH			R/W
b14	CSCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter is cleared at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter is cleared at a falling edge of the GTIOCnB signal.	R/W
b15	CSCBFAH			R/W
b16	CSELCA	ELCA Event Source Counter Clear Enable	0: Disables counter clear by the ELCA event input 1: Enables counter clear by the ELCA event input	R/W
b17	CSELCB	ELCB Event Source Counter Clear Enable	0: Disables counter clear by the ELCB event input 1: Enables counter clear by the ELCB event input	R/W
b18	CSELCC	ELCC Event Source Counter Clear Enable	0: Disables counter clear by the ELCC event input 1: Enables counter clear by the ELCC event input	R/W
b19	CSELCD	ELCD Event Source Counter Clear Enable	0: Disables counter clear by the ELCD event input 1: Enables counter clear by the ELCD event input	R/W
b20	CSELCE	ELCE Event Source Counter Clear Enable	0: Disables counter clear by the ELCE event input 1: Enables counter clear by the ELCE event input	R/W
b21	CSELCF	ELCF Event Source Counter Clear Enable	0: Disables counter clear by the ELCF event input 1: Enables counter clear by the ELCF event input	R/W
b22	CSELCG	ELCG Event Source Counter Clear Enable	0: Disables counter clear by the ELCG event input 1: Enables counter clear by the ELCG event input	R/W
b23	CSELCH	ELCH Event Source Counter Clear Enable	0: Disables counter clear by the ELCH event input 1: Enables counter clear by the ELCH event input	R/W
b30 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b31	CCLR	Software Source Counter Clear Enable	0: Disables counter clear by the GTCLR register 1: Enables counter clear by the GTCLR register	R/W

n = 0 to 9

The GTCSR register sets a counter clear source for the GTCNT counter.

Counter clearing can be executed whether the counter is running (the GTCR.CST bit = 1) or stopped (the GTCR.CST bit = 0).

Inputs from the GTETRGA, GTETRGB, GTETRGC, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

24.2.8 General PWM Timer Count-Up Source Select Register (GTUPSR)

Address(es): GPTW0.GTUPSR 000C 201Ch, GPTW1.GTUPSR 000C 211Ch, GPTW2.GTUPSR 000C 221Ch, GPTW3.GTUPSR 000C 231Ch, GPTW4.GTUPSR 000C 241Ch, GPTW5.GTUPSR 000C 251Ch, GPTW6.GTUPSR 000C 261Ch, GPTW7.GTUPSR 000C 271Ch, GPTW8.GTUPSR 000C 281Ch, GPTW9.GTUPSR 000C 291Ch

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	—	—	—	—	—	—	—	USELCH	USELHG	USELHF	USELHE	USELHD	USELHC	USELHB	USELHA
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
USCBFAH	USCBFAL	USCBRAH	USCBRAL	USCAF BH	USCAF BL	USCAR BH	USCAR BL	USGTR GDF	USGTR GDR	USGTR GCF	USGTR GCR	USGTR GBF	USGTR GBR	USGTR GAF	USGTR GAR
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	USGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a rising edge of the GTETRGA signal. 1 0: The counter is incremented at a falling edge of the GTETRGA signal. 1 1: The counter is incremented at both edges of the GTETRGA signal.	R/W
b1	USGTRGAF			R/W
b2	USGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a rising edge of the GTETRGB signal. 1 0: The counter is incremented at a falling edge of the GTETRGB signal. 1 1: The counter is incremented at both edges of the GTETRGB signal.	R/W
b3	USGTRGBF			R/W
b4	USGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a rising edge of the GTETRGC signal. 1 0: The counter is incremented at a falling edge of the GTETRGC signal. 1 1: The counter is incremented at both edges of the GTETRGC signal.	R/W
b5	USGTRGCF			R/W
b6	USGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a rising edge of the GTETRGD signal. 1 0: The counter is incremented at a falling edge of the GTETRGD signal. 1 1: The counter is incremented at both edges of the GTETRGD signal.	R/W
b7	USGTRGDF			R/W
b8	USCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter is incremented at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter is incremented at a rising edge of the GTIOCnA signal.	R/W
b9	USCARBH			R/W

Bit	Symbol	Bit Name	Description	R/W
b10	USCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter is incremented at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter is incremented at a falling edge of the GTIOCnA signal.	R/W
b11	USCAFBH			R/W
b12	USCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter is incremented at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter is incremented at a rising edge of the GTIOCnB signal.	R/W
b13	USCBRAH			R/W
b14	USCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter is incremented at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter is incremented at a falling edge of the GTIOCnB signal.	R/W
b15	USCBFAH			R/W
b16	USELCA	ELCA Event Source Count-Up Enable	0: Disables count-up by the ELCA event input 1: Enables count-up by the ELCA event input	R/W
b17	USELCB	ELCB Event Source Count-Up Enable	0: Disables count-up by the ELCB event input 1: Enables count-up by the ELCB event input	R/W
b18	USELCC	ELCC Event Source Count-Up Enable	0: Disables count-up by the ELCC event input 1: Enables count-up by the ELCC event input	R/W
b19	USELCD	ELCD Event Source Count-Up Enable	0: Disables count-up by the ELCD event input 1: Enables count-up by the ELCD event input	R/W
b20	USELCE	ELCE Event Source Count-Up Enable	0: Disables count-up by the ELCE event input 1: Enables count-up by the ELCE event input	R/W
b21	USELCF	ELCF Event Source Count-Up Enable	0: Disables count-up by the ELCF event input 1: Enables count-up by the ELCF event input	R/W
b22	USELCG	ELCG Event Source Count-Up Enable	0: Disables count-up by the ELCG event input 1: Enables count-up by the ELCG event input	R/W
b23	USELCH	ELCH Event Source Count-Up Enable	0: Disables count-up by the ELCH event input 1: Enables count-up by the ELCH event input	R/W
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

n = 0 to 9

The GTUPSR register sets a count-up source for the GTCNT counter.

When at least one bit among bits in the GTUPSR register is set as 1, counting of the GTCNT counter by the count clock set by the GTCR.TPCS[3:0] bits becomes invalid, and the count-up by a source set as 1 by the GTUPSR register is executed.

Number of increment in counting is one even when multiple sources are generated simultaneously.

Inputs from the GTETRGA, GTETRGB, GTETRGC, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

24.2.9 General PWM Timer Count-Down Source Select Register (GTDNSR)

Address(es): GPTW0.GTDNSR 000C 2020h, GPTW1.GTDNSR 000C 2120h, GPTW2.GTDNSR 000C 2220h, GPTW3.GTDNSR 000C 2320h, GPTW4.GTDNSR 000C 2420h, GPTW5.GTDNSR 000C 2520h, GPTW6.GTDNSR 000C 2620h, GPTW7.GTDNSR 000C 2720h, GPTW8.GTDNSR 000C 2820h, GPTW9.GTDNSR 000C 2920h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	—	—	—	—	—	—	—	DSELC H	DSELC G	DSELC F	DSELC E	DSELC D	DSELC C	DSELC B	DSELC A
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
DSCBF AH	DSCBF AL	DSCBR AH	DSCBR AL	DSCAF BH	DSCAF BL	DSCAR BH	DSCAR BL	DSGTR GDF	DSGTR GDR	DSGTR GCF	DSGTR GCR	DSGTR GBF	DSGTR GBR	DSGTR GAF	DSGTR GAR
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	DSGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a rising edge of the GTETRGA signal. 1 0: The counter is decremented at a falling edge of the GTETRGA signal. 1 1: The counter is decremented at both edges of the GTETRGA signal.	R/W
b1	DSGTRGAF			R/W
b2	DSGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a rising edge of the GTETRGB signal. 1 0: The counter is decremented at a falling edge of the GTETRGB signal. 1 1: The counter is decremented at both edges of the GTETRGB signal.	R/W
b3	DSGTRGBF			R/W
b4	DSGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a rising edge of the GTETRGC signal. 1 0: The counter is decremented at a falling edge of the GTETRGC signal. 1 1: The counter is decremented at both edges of the GTETRGC signal.	R/W
b5	DSGTRGCF			R/W
b6	DSGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a rising edge of the GTETRGD signal. 1 0: The counter is decremented at a falling edge of the GTETRGD signal. 1 1: The counter is decremented at both edges of the GTETRGD signal.	R/W
b7	DSGTRGDF			R/W
b8	DSCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter is decremented at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter is decremented at a rising edge of the GTIOCnA signal.	R/W
b9	DSCARBH			R/W

Bit	Symbol	Bit Name	Description	R/W
b10	DSCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter is decremented at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter is decremented at a falling edge of the GTIOCnA signal.	R/W
b11	DSCAFBH			R/W
b12	DSCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter is decremented at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter is decremented at a rising edge of the GTIOCnB signal.	R/W
b13	DSCBRAH			R/W
b14	DSCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter is decremented at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter is decremented at a falling edge of the GTIOCnB signal.	R/W
b15	DSCBFAH			R/W
b16	DSELCA	ELCA Event Source Count-Down Enable	0: Disables count-down by the ELCA event input 1: Enables count-down by the ELCA event input	R/W
b17	DSELCB	ELCB Event Source Count-Down Enable	0: Disables count-down by the ELCB event input 1: Enables count-down by the ELCB event input	R/W
b18	DSELCC	ELCC Event Source Count-Down Enable	0: Disables count-down by the ELCC event input 1: Enables count-down by the ELCC event input	R/W
b19	DSELCD	ELCD Event Source Count-Down Enable	0: Disables count-down by the ELCD event input 1: Enables count-down by the ELCD event input	R/W
b20	DSELCE	ELCE Event Source Count-Down Enable	0: Disables count-down by the ELCE event input 1: Enables count-down by the ELCE event input	R/W
b21	DSELCF	ELCF Event Source Count-Down Enable	0: Disables count-down by the ELCF event input 1: Enables count-down by the ELCF event input	R/W
b22	DSELCG	ELCG Event Source Count-Down Enable	0: Disables count-down by the ELCG event input 1: Enables count-down by the ELCG event input	R/W
b23	DSELCH	ELCH Event Source Count-Down Enable	0: Disables count-down by the ELCH event input 1: Enables count-down by the ELCH event input	R/W
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

n = 0 to 9

The GTDNSR register sets a count-down source for the GTCNT counter.

When at least one bit among bits in the GTDNSR register is set as 1, counting of the GTCNT counter by the count clock set by the GTCR.TPCS[3:0] bits becomes invalid, and the count-down by a source set as 1 by the GTDNSR register is executed.

Number of decrement in counting is one even when multiple sources are generated simultaneously.

Inputs from the GTETRGA, GTETRGB, GTETRGC, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

24.2.10 General PWM Timer Input Capture Source Select Register A (GTICASR)

Address(es): GPTW0.GTICASR 000C 2024h, GPTW1.GTICASR 000C 2124h, GPTW2.GTICASR 000C 2224h, GPTW3.GTICASR 000C 2324h, GPTW4.GTICASR 000C 2424h, GPTW5.GTICASR 000C 2524h, GPTW6.GTICASR 000C 2624h, GPTW7.GTICASR 000C 2724h, GPTW8.GTICASR 000C 2824h, GPTW9.GTICASR 000C 2924h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	—	—	—	—	—	—	—	ASELC H	ASELC G	ASELC F	ASELC E	ASELC D	ASELC C	ASELC B	ASELC A
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
ASCBF AH	ASCBF AL	ASCBR AH	ASCBR AL	ASCAF BH	ASCAF BL	ASCAR BH	ASCAR BL	ASGTR GDF	ASGTR GDR	ASGTR GCF	ASGTR GCR	ASGTR GBF	ASGTR GBR	ASGTR GAF	ASGTR GAR
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	ASGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a rising edge of the GTETRGA signal. 1 0: The counter value is captured in the GTCCRA register at a falling edge of the GTETRGA signal. 1 1: The counter value is captured in the GTCCRA register at both edges of the GTETRGA signal.	R/W
b1	ASGTRGAF			R/W
b2	ASGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a rising edge of the GTETRGB signal. 1 0: The counter value is captured in the GTCCRA register at a falling edge of the GTETRGB signal. 1 1: The counter value is captured in the GTCCRA register at both edges of the GTETRGB signal.	R/W
b3	ASGTRGBF			R/W
b4	ASGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a rising edge of the GTETRGC signal. 1 0: The counter value is captured in the GTCCRA register at a falling edge of the GTETRGC signal. 1 1: The counter value is captured in the GTCCRA register at both edges of the GTETRGC signal.	R/W
b5	ASGTRGCF			R/W
b6	ASGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a rising edge of the GTETRGD signal. 1 0: The counter value is captured in the GTCCRA register at a falling edge of the GTETRGD signal. 1 1: The counter value is captured in the GTCCRA register at both edges of the GTETRGD signal.	R/W
b7	ASGTRGDF			R/W

Bit	Symbol	Bit Name	Description	R/W
b8	ASCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter value is captured in the GTCCRA register at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter value is captured in the GTCCRA register at a rising edge of the GTIOCnA signal.	R/W
b9	ASCARBH			R/W
b10	ASCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter value is captured in the GTCCRA register at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter value is captured in the GTCCRA register at a falling edge of the GTIOCnA signal.	R/W
b11	ASCAFBH			R/W
b12	ASCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter value is captured in the GTCCRA register at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter value is captured in the GTCCRA register at a rising edge of the GTIOCnB signal.	R/W
b13	ASCBRAH			R/W
b14	ASCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter value is captured in the GTCCRA register at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter value is captured in the GTCCRA register at a falling edge of the GTIOCnB signal.	R/W
b15	ASCBFAH			R/W
b16	ASELCA	ELCA Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCA event input 1: Enables GTCCRA input capture by the ELCA event input	R/W
b17	ASELCB	ELCB Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCB event input 1: Enables GTCCRA input capture by the ELCB event input	R/W
b18	ASELCC	ELCC Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCC event input 1: Enables GTCCRA input capture by the ELCC event input	R/W
b19	ASELCD	ELCD Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCD event input 1: Enables GTCCRA input capture by the ELCD event input	R/W

Bit	Symbol	Bit Name	Description	R/W
b20	ASELCE	ELCE Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCE event input 1: Enables GTCCRA input capture by the ELCE event input	R/W
b21	ASELCF	ELCF Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCF event input 1: Enables GTCCRA input capture by the ELCF event input	R/W
b22	ASELCG	ELCG Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCG event input 1: Enables GTCCRA input capture by the ELCG event input	R/W
b23	ASELCH	ELCH Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCH event input 1: Enables GTCCRA input capture by the ELCH event input	R/W
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

n = 0 to 9

The GTICASR register sets an input capture source for the GTCCRA register.

When at least one bit among bits in the GTICASR register is set to 1, input capture operation making the GTCCRA register as an input capture register is performed.

Inputs from the GTETRGA, GTETRGB, GTETRGC, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

24.2.11 General PWM Timer Input Capture Source Select Register B (GTICBSR)

Address(es): GPTW0.GTICBSR 000C 2028h, GPTW1.GTICBSR 000C 2128h, GPTW2.GTICBSR 000C 2228h, GPTW3.GTICBSR 000C 2328h, GPTW4.GTICBSR 000C 2428h, GPTW5.GTICBSR 000C 2528h, GPTW6.GTICBSR 000C 2628h, GPTW7.GTICBSR 000C 2728h, GPTW8.GTICBSR 000C 2828h, GPTW9.GTICBSR 000C 2928h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	—	—	—	—	—	—	—	BSELC H	BSELC G	BSELC F	BSELC E	BSELC D	BSELC C	BSELC B	BSELC A
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
BSCBF AH	BSCBF AL	BSCBR AH	BSCBR AL	BSCAF BH	BSCAF BL	BSCAR BH	BSCAR BL	BSGTR GDF	BSGTR GDR	BSGTR GCF	BSGTR GCR	BSGTR GBF	BSGTR GBR	BSGTR GAF	BSGTR GAR
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	BSGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a rising edge of the GTETRGA signal. 1 0: The counter value is captured in the GTCCRB register at a falling edge of the GTETRGA signal. 1 1: The counter value is captured in the GTCCRB register at both edges of the GTETRGA signal.	R/W
b1	BSGTRGAF			R/W
b2	BSGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a rising edge of the GTETRGB signal. 1 0: The counter value is captured in the GTCCRB register at a falling edge of the GTETRGB signal. 1 1: The counter value is captured in the GTCCRB register at both edges of the GTETRGB signal.	R/W
b3	BSGTRGBF			R/W
b4	BSGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a rising edge of the GTETRGC signal. 1 0: The counter value is captured in the GTCCRB register at a falling edge of the GTETRGC signal. 1 1: The counter value is captured in the GTCCRB register at both edges of the GTETRGC signal.	R/W
b5	BSGTRGCF			R/W
b6	BSGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a rising edge of the GTETRGD signal. 1 0: The counter value is captured in the GTCCRB register at a falling edge of the GTETRGD signal. 1 1: The counter value is captured in the GTCCRB register at both edges of the GTETRGD signal.	R/W
b7	BSGTRGDF			R/W

Bit	Symbol	Bit Name	Description	R/W
b8	BSCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter value is captured in the GTCCRB register at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter value is captured in the GTCCRB register at a rising edge of the GTIOCnA signal.	R/W
b9	BSCARBH			R/W
b10	BSCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter value is captured in the GTCCRB register at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter value is captured in the GTCCRB register at a falling edge of the GTIOCnA signal.	R/W
b11	BSCAFBH			R/W
b12	BSCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter value is captured in the GTCCRB register at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter value is captured in the GTCCRB register at a rising edge of the GTIOCnB signal.	R/W
b13	BSCBRAH			R/W
b14	BSCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter value is captured in the GTCCRB register at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter value is captured in the GTCCRB register at a falling edge of the GTIOCnB signal.	R/W
b15	BSCBFAH			R/W
b16	BSELCA	ELCA Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCA event input 1: Enables GTCCRB input capture by the ELCA event input	R/W
b17	BSELCB	ELCB Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCB event input 1: Enables GTCCRB input capture by the ELCB event input	R/W
b18	BSELCC	ELCC Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCC event input 1: Enables GTCCRB input capture by the ELCC event input	R/W
b19	BSELCD	ELCD Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCD event input 1: Enables GTCCRB input capture by the ELCD event input	R/W

Bit	Symbol	Bit Name	Description	R/W
b20	BSELCE	ELCE Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCE event input 1: Enables GTCCRB input capture by the ELCE event input	R/W
b21	BSELCF	ELCF Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCF event input 1: Enables GTCCRB input capture by the ELCF event input	R/W
b22	BSELCG	ELCG Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCG event input 1: Enables GTCCRB input capture by the ELCG event input	R/W
b23	BSELCH	ELCH Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCH event input 1: Enables GTCCRB input capture by the ELCH event input	R/W
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

n = 0 to 9


The GTICBSR register sets an input capture source for the GTCCRB register.

When at least one bit among bits in the GTICBSR register is set to 1, input capture operation making the GTCCRB register as an input capture register is performed.

Inputs from the GTETRGA, GTETRGB, GTETRGC, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

24.2.12 General PWM Timer Control Register (GTCR)

Address(es): GPTW0.GTCR 000C 202Ch, GPTW1.GTCR 000C 212Ch, GPTW2.GTCR 000C 222Ch,
 GPTW3.GTCR 000C 232Ch, GPTW4.GTCR 000C 242Ch, GPTW5.GTCR 000C 252Ch,
 GPTW6.GTCR 000C 262Ch, GPTW7.GTCR 000C 272Ch, GPTW8.GTCR 000C 282Ch,
 GPTW9.GTCR 000C 292Ch



Bit	Symbol	Bit Name	Description	R/W
b0	CST	Count Start	0: Count operation is stopped 1: Count operation is started	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	ICDS	Input Capture Operation Select at Count Stop	0: Input capture is operated at count stop 1: Input capture is not operated at count stop	R/W
b15 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b18 to b16	MD[2:0]	Mode Select	b18 b16 0 0 0: Sawtooth-wave PWM mode (single buffer or double buffer possible) 0 0 1: Sawtooth-wave one-shot pulse mode (fixed buffer operation) 0 1 0: Setting prohibited 0 1 1: Setting prohibited 1 0 0: Triangle-wave PWM mode 1 (32-bit transfer at trough) (single buffer or double buffer possible) 1 0 1: Triangle-wave PWM mode 2 (32-bit transfer at crest and trough) (single buffer or double buffer possible) 1 1 0: Triangle-wave PWM mode 3 (64-bit transfer at trough) (fixed buffer operation) 1 1 1: Setting prohibited	R/W
b22 to b19	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b26 to b23	TPCS[3:0]	Timer Prescaler Select	b26 b23 0 0 0 0: PCLKC 0 0 0 1: PCLKC/2 0 0 1 0: PCLKC/4 0 0 1 1: PCLKC/8 0 1 0 0: PCLKC/16 0 1 0 1: PCLKC/32 0 1 1 0: PCLKC/64 0 1 1 1: Setting prohibited 1 0 0 0: PCLKC/256 1 0 0 1: Setting prohibited 1 0 1 0: PCLKC/1024 1 0 1 1: Setting prohibited 1 1 0 0: GTETRGA (via the POEG) 1 1 0 1: GTETRGB (via the POEG) 1 1 1 0: GTETRGC (via the POEG) 1 1 1 1: GTETRGD (via the POEG)	R/W
b31 to b27	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTCR register controls the GTCNT counter.

CST Bit (Count Start)

This bit controls start or stop for the GTCNT counter.

[Setting conditions]

- When 1 is written to a bit related to a channel number for the GTSTR register while the GTSSR.CSTRT bit is set to 1
- When an ELC event input, an external trigger, or a condition for the GTIOCnA pin input and GTIOCnB pin input (n = 0 to 9), which is enabled as a count start source by the GTSSR register, is generated
- 1 is written by software

[Clearing conditions]

- When 1 is written to a bit related to a channel number for the GTSTP register while the GTPSR.CSTOP bit is set to 1
- When an ELC event input, an external trigger, or a condition for the GTIOCnA pin input and GTIOCnB pin input, which is enabled as a count stop source by the GTPSR register, is generated
- 0 is written by software

ICDS Bit (Input Capture Operation Select at Count Stop)

This bit selects Input capture operation at count stop when the input capture function is selected.

MD[2:0] Bits (Mode Select)

These bits select the GPTW operating mode.

Only the MD[2] bit is valid at input capture.

Counting in sawtooth-wave mode is performed with 0 for the MD[2] bit, and counting in triangle-wave mode is performed with 1 for the MD[2] bit.

Set the MD[2:0] bits while the GTCNT counter operation is stopped.

During the event count operation (when at least one bit among the bits for the GTUPSR and GTDNSR registers is set to 1), setting of the MD[2:0] bits are ignored, where counting in sawtooth-wave or triangle modes is not performed. Instead, up-counting or down-counting by a source set by the GTUPSR and GTDNSR registers is performed.

TPCS[3:0] Bits (Timer Prescaler Select)

These bits select a clock for the GTCNT counter. The clock source can be selected independently for each channel.

Set the TPCS bits while the GTCNT counter operation is stopped.

When the GTETRGA, GTETRGB, GTETRGC, or GTETRGD is selected, output for the POEG at rising becomes a clock source. Set the polarity of these signals with the POEG.

24.2.13 General PWM Timer Count Direction and Duty Setting Register (GTUDDTYC)

Address(es): GPTW0.GTUDDTYC 000C 2030h, GPTW1.GTUDDTYC 000C 2130h, GPTW2.GTUDDTYC 000C 2230h, GPTW3.GTUDDTYC 000C 2330h, GPTW4.GTUDDTYC 000C 2430h, GPTW5.GTUDDTYC 000C 2530h, GPTW6.GTUDDTYC 000C 2630h, GPTW7.GTUDDTYC 000C 2730h, GPTW8.GTUDDTYC 000C 2830h, GPTW9.GTUDDTYC 000C 2930h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	—	—	—	OBDTYR	OBDTYF	OBDTY[1:0]	—	—	—	—	—	OADTYR	OADTYF	OADTY[1:0]	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Value after reset:															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	—	—	—	—	—	—	—	UDF	UD
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Value after reset:															

Bit	Symbol	Bit Name	Description	R/W
b0	UD	Count Direction Setting	0: GTCNT counts down. 1: GTCNT counts up.	R/W
b1	UDF	Forcible Count Direction Setting	0: Count direction is not forcibly set. 1: Count direction is forcibly set.	R/W
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b17, b16	OADTY[1:0]	GTIOCnA Pin Output Duty Setting	b17b16 0 x: Compare matches determine the duty cycle of the output on the GTIOCnA pin. 1 0: The duty cycle of the output on the GTIOCnA pin is 0%. 1 1: The duty cycle of the output on the GTIOCnA pin is 100%.	R/W
b18	OADTYF	GTIOCnA Pin Output Duty Forced Setting	0: Duty of the GTIOCnA pin output is not forcibly set. 1: Duty of the GTIOCnA pin output is forcibly set.	R/W
b19	OADTYR	Output after Release of GTIOCnA Pin Output 0%/100% Duty Cycle Settings	0: The function selected by the GTIOA[3:2] bits is applied to the output value when the duty cycle is set after release from the 0 or 100% duty-cycle setting. 1: The function selected by the GTIOA[3:2] bits is applied to the compare match output value which is masked after release from the 0 or 100% duty-cycle setting.	R/W
b23 to b20	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b25, b24	OBDTY[1:0]	GTIOCnB Pin Output Duty Setting	b25b24 0 x: Compare matches determine the duty cycle of the output on the GTIOCnB pin 1 0: The duty cycle of the output on the GTIOCnB pin is 0%. 1 1: The duty cycle of the output on the GTIOCnB pin is 100%.	R/W
b26	OBDTYF	GTIOCnB Pin Output Duty Forced Setting	0: Duty of the GTIOCnB pin output is not forcibly set. 1: Duty of the GTIOCnB pin output is forcibly set.	R/W
b27	OBDTYR	Output after Release of GTIOCnB Pin Output 0%/100% Duty Cycle Settings	0: The function selected by the GTIOB[3:2] bits is applied to the output value when the duty cycle is set after release from the 0 or 100% duty-cycle setting. 1: The function selected by the GTIOB[3:2] bits is applied to the compare match output value which is masked after release from the 0 or 100% duty-cycle setting.	R/W
b31 to b28	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

n = 0 to 9

The GTUDDTYC register sets the count direction (up-counting/down-counting) for the GTCNT counter and configures duty setting for output from the GTIOCnA and GTIOCnB pins.

The setting is invalid during the event count operation.

(1) Setting of Count Direction

- In sawtooth-wave mode

When the UD bit value is set to 0 during up-counting, the count direction is changed at an overflow (count clock when GTCNT counter value is equal to the GTPR register value). When the UD bit value is set to 1 during down-counting, the count direction is changed at an underflow (count clock when GTCNT counter value is equal to 0000 0000h).

If the UD bit value is changed from 1 to 0 with the UDF bit being 0 and while counting is stopped, the counter starts up-counting and the count direction is changed at an overflow (count clock when GTCNT counter value is equal to GTPR register value).

If the UD bit value is changed from 0 to 1 with the UDF bit being 0 and while counting is stopped, the counter starts down-counting and the count direction is changed at an underflow (count clock when GTCNT counter value is equal to 0000 0000h).

When the UDF bit is set to 1 while counting is stopped, the UD bit value at that time is reflected in the count direction when counting starts.

- In triangle-wave mode

Even if the UD bit value is changed during counting, the change will not be reflected in the count direction.

If the UD bit value is modified while the UDF bit is 0 and counting is stopped, the change will not be reflected in the count direction when counting starts. If the UDF bit is set to 1 while counting is stopped, the UD bit value at that time is reflected in the count direction when counting starts.

UD Bit (Count Direction Setting)

This bit sets the count direction (up-counting or down-counting) for the GTCNT counter.

UDF Bit (Forcible Count Direction Setting)

This bit forcibly sets the count direction when the GTCNT counter starts operation as the UD bit value.

Only 0 should be written to this bit during count operation.

When 1 has been written to this bit while counting is stopped, this bit should be returned to 0 before counting starts.

(2) Setting of Output Duty

- In sawtooth-wave mode

When the OADTY[1:0]/OBDTY[1:0] bits are changed during up-count operation, the duty setting changed at an overflow is reflected.

When the OADTY[1:0]/OBDTY[1:0] bits are changed during down-count operation, the duty setting changed at an underflow is reflected.

When the OADTYF/OBDTYF bit is 0 while count operation is stopped and the OADTY[1:0]/OBDTY[1:0] bits are changed, the change in the duty-cycle setting is not reflected in the first count operation, but the change is reflected on an overflow in the case of counting up and on an underflow in the case of counting down.

When the OADTYF/OBDTYF bit is 1 while count operation is stopped and the OADTY[1:0]/OBDTY[1:0] bits are changed, the change in the duty-cycle setting is immediately reflected during the first count operation.

- In triangle-wave mode

When the OADTY[1:0]/OBDTY[1:0] bits are changed during count operation, the duty-cycle setting changed at an underflow is reflected.

When the OADTYF/OBDTYF bit is 0 during count operation and the OADTY[1:0]/OBDTY[1:0] bits are changed, the duty-cycle setting changed during the first count operation is not reflected, the duty-cycle setting changed at an underflow is reflected.

When the OADTYF/OBDTYF bit is 1 while count operation is stopped and the OADTY[1:0]/OBDTY[1:0] bits are changed, the change in the duty-cycle setting is immediately reflected during the first count operation.

OmDTY[1:0] Bits (GTIOCnm Pin Output Duty Setting) (n = 0 to 9; m = A, B)

These bits set the output of the duty cycle (0%, 100% or compare match control) on the GTIOCnm pin.

OmDTYF Bit (GTIOCnm Pin Output Duty Forced Setting) (n = 0 to 9; m = A, B)

This bit forcibly specifies the duty cycle at the start of the GTCNT counter in the OmDTY[1:0] bits.

Always write 0 to the bit during count operation.

When writing 1 to the bit while count operation is stopped, set the bit back to 0 by the end of the first cycle after the count operation started and specify the next cycle.

**OmDTYR Bit (Output after Release of GTIOCnm Pin Output 0%/100% Duty Cycle Settings)
(n = 0 to 9; m = A, B)**

When the setting of a GTIOCnm pin for a 0% or 100% duty cycle is forcibly changed due to a compare match, the output level on the pin is maintained after the period has elapsed if the value of the GTIOR.GTIOm[3:2] bits is 00b, but maintenance and a value to control toggling are selected after the period has elapsed if the output has become toggled and the setting is 11b.

The GPTW internally continues to perform compare match operation during duty-cycle 0% or 100% operation. When the OmDTYR bit is 1, the value after the period has elapsed due this compare match operation is target for the GTIOm[3:2] bits.

24.2.14 General PWM Timer I/O Control Register (GTIOR)

Address(es): GPTW0.GTIOR 000C 2034h, GPTW1.GTIOR 000C 2134h, GPTW2.GTIOR 000C 2234h,
GPTW3.GTIOR 000C 2334h, GPTW4.GTIOR 000C 2434h, GPTW5.GTIOR 000C 2534h,
GPTW6.GTIOR 000C 2634h, GPTW7.GTIOR 000C 2734h, GPTW8.GTIOR 000C 2834h,
GPTW9.GTIOR 000C 2934h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
NFC SB[1:0]	NFBEN	—	—	OBDF[1:0]	OBE	OBHLD	OBDFL T	—	GTIOB[4:0]						
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
NFC SA[1:0]	NFAEN	—	—	OADF[1:0]	OAE	OAHL D	OADFL T	—	GTIOA[4:0]						
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	GTIOA[4:0]	GTIOCnA Pin Function Select	See Table 24.4.	R/W
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	OADFLT	GTIOCnA Pin Output Value Setting at the Count Stop	0: The GTIOCnA pin outputs low when counting is stopped. 1: The GTIOCnA pin outputs high when counting is stopped.	R/W
b7	OAHL D	GTIOCnA Pin Output Retention at the Start/Stop Count	0: The GTIOCnA pin output level at start/stop of counting depends on the register setting. 1: The GTIOCnA pin output level is retained at start/stop of counting.	R/W
b8	OAE	GTIOCnA Pin Output Enable	0: Pin output is disabled 1: Pin output is enabled	R/W
b10, b9	OADF[1:0]	GTIOCnA Pin Negate Value Setting	b10 b9 0 0: None of the following sources is specified 0 1: GTIOCnA pin is placed in the Hi-Z state in response to control for output negation. 1 0: GTIOCnA pin is set to 0 in response to control for output negation. 1 1: GTIOCnA pin is set to 1 in response to control for output negation.	R/W
b12, b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13	NFAEN	GTIOCnA Pin Input Noise Filter Enable	0: The noise filter for GTIOCnA pin input is disabled 1: The noise filter for GTIOCnA pin input is enabled	R/W
b15, b14	NFC SA[1:0]	GTIOCnA Pin Input Noise Filter Sampling Clock Select	b15b14 0 0: PCLKC 0 1: PCLKC/4 1 0: PCLKC/16 1 1: PCLKC/64	R/W
b20 to b16	GTIOB[4:0]	GTIOCnB Pin Function Select	See Table 24.4.	R/W
b21	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b22	OBDFLT	GTIOCnB Pin Output Value Setting at the Count Stop	0: The GTIOCnB pin outputs low when counting is stopped. 1: The GTIOCnB pin outputs high when counting is stopped.	R/W
b23	OBHL D	GTIOCnB Pin Output Retention at the Start/Stop Count	0: The GTIOCnB pin output level at start/stop of counting depends on the register setting. 1: The GTIOCnB pin output level is retained at start/stop of counting.	R/W
b24	OBE	GTIOCnB Pin Output Enable	0: Pin output is disabled 1: Pin output is enabled	R/W

Bit	Symbol	Bit Name	Description	R/W
b26, b25	OBDF[1:0]	GTIOCnB Pin Negate Value Setting	b26b25 0 0: None of the following sources is specified 0 1: GTIOCnB pin is placed in the Hi-Z state in response to control for output negation. 1 0: GTIOCnB pin is set to 0 in response to control for output negation. 1 1: GTIOCnB pin is set to 1 in response to control for output negation.	R/W
b28, b27	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b29	NFBEN	GTIOCnB Pin Input Noise Filter Enable	0: The noise filter for GTIOCnB pin input is disabled 1: The noise filter for GTIOCnB pin input is enabled	R/W
b31, b30	NFCSB[1:0]	GTIOCnB Pin Input Noise Filter Sampling Clock Select	b31b30 0 0: PCLKC 0 1: PCLKC/4 1 0: PCLKC/16 1 1: PCLKC/64	R/W

n = 0 to 9

GTIOR sets the functions of the GTIOCnA and GTIOCnB pins.

GTIOm[4:0] Bits (GTIOCnm Pin Function Select) (n = 0 to 9; m = A, B)

These bits select the GTIOCnm pin function. For details, see Table 24.4.

OmDFLT Bit (GTIOCnm Pin Output Value Setting at the Count Stop) (n = 0 to 9; m = A, B)

This bit sets whether the GTIOCnm pin outputs high or low when counting is stopped.

OmHLD Bit (GTIOCnm Pin Output Retention at the Start/Stop Count) (n = 0 to 9; m = A, B)

This bit specifies whether the GTIOCnm pin output level is retained or the level depends on the register setting when counting is started or stopped.

[Setting conditions]

- The output is retained when counting starts or stops.

[Clearing conditions]

- The value specified by the GTIOm[4] bit is output when counting starts.
- The value specified by the OmDFLT bit is output when counting stops.
- If the OmDFLT bit is modified while counting is stopped, it is immediately reflected in the output.

OmE Bit (GTIOCnm Pin Output Enable) (m = A, B)

This bit selects whether the GTIOCnm pin output is performed or not.

When the GTCCRM register is used as an input capture register (at least one bit among the bits for GTICmSR register is set to 1), the GTIOCnm pin output is not performed regardless of the setting of the OmE bit.

OmDF[1:0] Bits (GTIOCnm Pin Negate Value Setting) (m = A, B)

Select the value for output from the GTIOCnm pin in response to a request to disable output from the POEG.

NFmEN Bit (GTIOCnm Pin Input Noise Filter Enable) (m = A, B)

This bit sets enable or disable of the noise filter function for the GTIOCnm pin input. Switch these bits while the corresponding pin function for the timer I/O control register is set as the output compare function, because unintended internal edge may be generated when these bits are switched.

NFCSm[1:0] Bits (GTIOCnm Pin Input Noise Filter Sampling Clock Select) (m = A, B)

These bits set a sampling clock for the noise filter to the GTIOCnm pin input. Set to the input capture function after

waiting two cycles for the sampling clock cycle following the setting of these bits.

Table 24.4 Settings of GTIOA[4:0] Bits (GTIOB[4:0] Bits)

GTIOA (GTIOB) Bits					Function		
b4	b3	b2	b1	b0	b4	b3, b2	b1, b0
0	0	0	0	0	Initial output is Low.	Output retained at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
0	0	0	0	1			Low output at GTCCRA/GTCCRB compare match
0	0	0	1	0			High output at GTCCRA/GTCCRB compare match
0	0	0	1	1			Output toggled at GTCCRA/GTCCRB compare match
0	0	1	0	0		Low output at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
0	0	1	0	1			Low output at GTCCRA/GTCCRB compare match
0	0	1	1	0			High output at GTCCRA/GTCCRB compare match
0	0	1	1	1			Output toggled at GTCCRA/GTCCRB compare match
0	1	0	0	0		High output at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
0	1	0	0	1			Low output at GTCCRA/GTCCRB compare match
0	1	0	1	0			High output at GTCCRA/GTCCRB compare match
0	1	0	1	1			Output toggled at GTCCRA/GTCCRB compare match
0	1	1	0	0		Output toggled at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
0	1	1	0	1			Low output at GTCCRA/GTCCRB compare match
0	1	1	1	0			High output at GTCCRA/GTCCRB compare match
0	1	1	1	1			Output toggled at GTCCRA/GTCCRB compare match
1	0	0	0	0	Initial output is High.	Output retained at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
1	0	0	0	1			Low output at GTCCRA/GTCCRB compare match
1	0	0	1	0			High output at GTCCRA/GTCCRB compare match
1	0	0	1	1			Output toggled at GTCCRA/GTCCRB compare match
1	0	1	0	0		Low output at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
1	0	1	0	1			Low output at GTCCRA/GTCCRB compare match
1	0	1	1	0			High output at GTCCRA/GTCCRB compare match
1	0	1	1	1			Output toggled at GTCCRA/GTCCRB compare match
1	1	0	0	0		High output at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
1	1	0	0	1			Low output at GTCCRA/GTCCRB compare match
1	1	0	1	0			High output at GTCCRA/GTCCRB compare match
1	1	0	1	1			Output toggled at GTCCRA/GTCCRB compare match
1	1	1	0	0		Output toggled at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
1	1	1	0	1			Low output at GTCCRA/GTCCRB compare match
1	1	1	1	0			High output at GTCCRA/GTCCRB compare match
1	1	1	1	1			Output toggled at GTCCRA/GTCCRB compare match

Note: In sawtooth-wave mode, “end of a cycle” refers to an overflow (the value of the GTCNT counter changing from that of the GTPR register to 0000 0000h in up-counting), an underflow (the value of the GTCNT counter changing from 0000 0000h to that of the GTPR register in down-counting), or counter clearing. It refers to a trough in triangle-wave mode (the value of the GTCNT counter changing from 0000 0000h to 0000 0001h).

Note: When the timing of an end of a cycle and the timing of a GTCCRA/GTCCRB register compare match are the same in a compare-match operation, the b3 and b2 settings are given priority in sawtooth-wave PWM mode, and the b1 and b0 settings are given priority in any other mode.

Note: During the event count operation (when at least one bit among the bits for the GTUPSR and GTDNSR registers is set to 1), the b3 and b2 settings become invalid.

24.2.15 General PWM Timer Interrupt Output Setting Register (GTINTAD)

Address(es): GPTW0.GTINTAD 000C 2038h, GPTW1.GTINTAD 000C 2138h, GPTW2.GTINTAD 000C 2238h, GPTW3.GTINTAD 000C 2338h, GPTW4.GTINTAD 000C 2438h, GPTW5.GTINTAD 000C 2538h, GPTW6.GTINTAD 000C 2638h, GPTW7.GTINTAD 000C 2738h, GPTW8.GTINTAD 000C 2838h, GPTW9.GTINTAD 000C 2938h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	GRPAB L	GRPAB H	GRPDT E	—	—	GRP[1:0]	—	—	—	—	ADTRB DEN	ADTRB UEN	ADTRA DEN	ADTRA UEN	
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	—	GTINTPR[1:0]	GTINT F	GTINT E	GTINT D	GTINT C	GTINT B	GTINT A	
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	GTINTA	GTCCRA Register Compare Match/ Input Capture Interrupt Enable	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b1	GTINTB	GTCCRB Register Compare Match/ Input Capture Interrupt Enable	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b2	GTINTC	GTCCRC Register Compare Match Interrupt Enable	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b3	GTINTD	GTCCRD Register Compare Match Interrupt Enable	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b4	GTINTE	GTCCRE Register Compare Match Interrupt Enable	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b5	GTINTF	GTCCRF Register Compare Match Interrupt Enable	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b7, b6	GTINTPR[1:0]	GTPR Register Compare Match Interrupt Enable	b7 b6 0 0: Interrupt request is disabled. 0 1: In sawtooth-wave mode, interrupt requests are enabled at overflows. In triangle-wave mode, interrupt requests are enabled at crests. 1 0: In sawtooth-wave mode, interrupt requests are enabled at underflows. In triangle-wave mode, interrupt requests are enabled at troughs. 1 1: In sawtooth-wave mode, interrupt requests are enabled at both overflows and underflows. In triangle-wave mode, interrupt requests are enabled at both crests and troughs.	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b16	ADTRAUEN	GTADTRA Register Compare Match (Up-Counting) A/D Converter Start Request Enable	0: A/D converter start request is disabled. 1: A/D converter start request is enabled.	R/W
b17	ADTRADEN	GTADTRA Register Compare Match (Down-Counting) A/D Converter Start Request Enable	0: A/D converter start request is disabled. 1: A/D converter start request is enabled.	R/W
b18	ADTRBUEN	GTADTRB Register Compare Match (Up-Counting) A/D Converter Start Request Enable	0: A/D converter start request is disabled. 1: A/D converter start request is enabled.	R/W
b19	ADTRBDEN	GTADTRB Register Compare Match (Down-Counting) A/D Converter Start Request Enable	0: A/D converter start request is disabled. 1: A/D converter start request is enabled.	R/W
b23 to b20	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Bit	Symbol	Bit Name	Description	R/W
b25, b24	GRP[1:0]	Output Stop Group Select	b25b24 0 0: Group A is selected 0 1: Group B is selected 1 0: Group C is selected 1 1: Group D is selected	R/W
b27, b26	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b28	GRPDTE	Dead Time Error Output Stop Detection Enable	0: Dead time error output stop detection is disabled 1: Dead time error output stop detection is enabled	R/W
b29	GRPABH	Simultaneous High Output Stop Detection Enable	0: Simultaneous high output stop detection is disabled 1: Simultaneous high output stop detection is enabled	R/W
b30	GRPABL	Simultaneous Low Output Stop Detection Enable	0: Simultaneous low output stop detection is disabled 1: Simultaneous low output stop detection is enabled	R/W
b31	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

The GTINTAD register sets enabling or disabling for interrupt request, A/D converter start request, and output stop detection.

GTINTA Bit (GTCCRA Register Compare Match/Input Capture Interrupt Enable)

This bit enables or disables interrupt requests by GTCCRA register compare match/input capture (GTCIA).

GTINTB Bit (GTCCRB Register Compare Match/Input Capture Interrupt Enable)

This bit enables or disables interrupt requests by GTCCRB register compare match/input capture (GTCIB).

GTINTC Bit (GTCCRC Register Compare Match Interrupt Enable)

This bit enables or disables interrupt requests by GTCCRC register compare match (GTCIC).

GTINTD Bit (GTCCRD Register Compare Match Interrupt Enable)

This bit enables or disables interrupt requests by GTCCRD register compare match (GTCID).

GTINTE Bit (GTCCRE Register Compare Match Interrupt Enable)

This bit enables or disables interrupt requests by GTCCRE register compare match (GTCIE).

GTINTF Bit (GTCCRF Register Compare Match Interrupt Enable)

This bit enables or disables interrupt requests by GTCCRF register compare match (GTCIF).

GTINTPR[1:0] Bits (GTPR Register Compare Match Interrupt Enable)

These bits enable or disable interrupt requests by a GTPR register compare match (GTCNT counter overflow) and those by a GTCNT counter underflow (GTCIV/GTCIU).

ADTRAUEN Bit (GTADTRA Register Compare Match (Up-Counting) A/D Converter Start Request Enable)

This bit enables or disables A/D converter start requests generated by GTADTRA register compare matches during GTCNT counter up-counting.

The setting is invalid during the event count operation, and the A/D converter start request is not generated.

ADTRADEN Bit (GTADTRA Register Compare Match (Down-Counting) A/D Converter Start Request Enable)

This bit enables or disables A/D converter start requests generated by GTADTRA register compare matches during GTCNT counter down-counting.

The setting is invalid during the event count operation, and the A/D converter start request is not generated.

ADTRBUEN Bit (GTADTRB Register Compare Match (Up-Counting) A/D Converter Start Request Enable)

This bit enables or disables A/D converter start requests generated by GTADTRB register compare matches during GTCNT counter up-counting.

The setting is invalid during the event count operation, and the A/D converter start request is not generated.

ADTRBDEN Bit (GTADTRB Register Compare Match (Down-Counting) A/D Converter Start Request Enable)

This bit enables or disables A/D converter start requests generated by GTADTRB register compare matches during GTCNT counter down-counting.

The setting is invalid during the event count operation, and the A/D converter start request is not generated.

GRP[1:0] Bits (Output Stop Group Select)

Select the group to detect disabling of output from the GPTW to the POEG and to request of disabling of output from the POEG to the GPTW.

Each signal indicating detection of disabling in response to a dead-time error or simultaneous driving of outputs to the high or low level is output to the group selected in the GRP[1:0] bits while the respective output disable detection enable bits are 1.

Requests to disabling output from the POEG for the group selected in the GRP[1:0] bits can be monitored with the GTST.ODF flag.

Set the GRP[1:0] bits while both of the OAE and OBE bits in the GTIOR register are set to 0.

GRPDTE Bit (Dead Time Error Output Stop Detection Enable)

This bit enables or disables the output stop detection by a dead time error.

The dead time error output stop detection is not generated during the event count operation.

GRPABH Bit (Simultaneous High Output Stop Detection Enable)

This bit enables or disables the output stop detection when the GTIOCnA and GTIOCnB pins have become high simultaneously.

GRPABL Bit (Simultaneous Low Output Stop Detection Enable)

This bit enables or disables the output stop detection when the GTIOCnA and GTIOCnB pins have become low simultaneously.

24.2.16 General PWM Timer Status Register (GTST)

Address(es): GPTW0.GTST 000C 203Ch, GPTW1.GTST 000C 213Ch, GPTW2.GTST 000C 223Ch,
GPTW3.GTST 000C 233Ch, GPTW4.GTST 000C 243Ch, GPTW5.GTST 000C 253Ch,
GPTW6.GTST 000C 263Ch, GPTW7.GTST 000C 273Ch, GPTW8.GTST 000C 283Ch,
GPTW9.GTST 000C 293Ch

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	OABLF	OABHF	DTEF	—	—	—	ODF	—	—	—	—	ADTRB DF	ADTRB UF	ADTRA DF	ADTRA UF
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
TUCF	—	—	—	—	ITCNT[2:0]		—	—	—	—	—	—	—	—	—
Value after reset: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	The read value is undefined. The write value should be 1.	R/W
b10 to b8	ITCNT[2:0]	GTCIV/GTCIU Interrupt Skipping Count Counter	Counter for counting the number of times a timer interrupt has been skipped.	R
b14 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	TUCF	Count Direction Flag	0: The GTCNT counter counts downward. 1: The GTCNT counter counts upward.	R
b16	ADTRAUF	GTADTRA Register Compare Match (Up-Counting) A/D Converter Start Request Flag	0: No GTADTRA register compare match has occurred in up-counting. 1: A GTADTRA register compare match has occurred in up-counting.	R/(W) *1
b17	ADTRADF	GTADTRA Register Compare Match (Down-Counting) A/D Converter Start Request Flag	0: No GTADTRA register compare match has occurred in down-counting. 1: A GTADTRA register compare match has occurred in down-counting.	R/(W) *1
b18	ADTRBUF	GTADTRB Register Compare Match (Up-Counting) A/D Converter Start Request Flag	0: No GTADTRB register compare match has occurred in up-counting. 1: A GTADTRB register compare match has occurred in up-counting.	R/(W) *1
b19	ADTRBDF	GTADTRB Register Compare Match (Down-Counting) A/D Converter Start Request Flag	0: No GTADTRB register compare match has occurred in down-counting. 1: A GTADTRB register compare match has occurred in down-counting.	R/(W) *1
b23 to b20	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b24	ODF	Output Stop Request Flag	0: No output stop request has occurred. 1: An output stop request has occurred.	R
b27 to b25	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b28	DTEF	Dead Time Error Flag	0: No dead time error has occurred. 1: A dead time error has occurred.	R
b29	OABHF	Simultaneous High Output Flag	0: No simultaneous generation of 1 both for the GTIOCA and GTIOCB pins has occurred. 1: A simultaneous generation of 1 both for the GTIOCA and GTIOCB pins has occurred.	R
b30	OABLF	Simultaneous Low Output Flag	0: No simultaneous generation of 0 both for the GTIOCA and GTIOCB pins has occurred. 1: A simultaneous generation of 0 both for the GTIOCA and GTIOCB pins has occurred.	R
b31	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the flag. When clearing the ADTRAUF, ADTRADF, ADTRBUF, or ADTRBDF flag, be sure to write 0 only to the target flag or flags for clearing and to write 1 to the other flags not for clearing.

GTST register indicates the status of the GPTW.

ITCNT[2:0] Bits (GTCIV/GTCIU Interrupt Skipping Count Counter)

When the GTCIV/GTCIU interrupt skipping function is used (the GTITC.IVTC[1:0] bits are set to a value other than 00b), the counter is incremented by 1 every time the GTCIV/GTCIU interrupt source is generated.

These bits are operated independently from the extended interrupt skipping by the GTEITC register.

[Clearing conditions]

- The GTCIV/GTCIU interrupt skipping function is not used (the GTITC.IVTT[2:0] bits are 000b when the IVTC[1:0] bits are 00b).
- The GTCIV/GTCIU interrupt skipping count matches the specified count (the ITCNT[2:0] bits match the skipping count specified by the IVTT[2:0] bits).
- When the count operation is stopped.

TUCF Flag (Count Direction Flag)

This flag indicates the count direction of the GTCNT counter.

This flag indicates 1 when in up-counting and indicates 0 when in down-counting during the event count operation.

ADTRAUF Flag (GTADTRA Register Compare Match (Up-Counting) A/D Converter Start Request Flag)

This status flag indicates generation of a GTADTRA register compare match in up-counting.

[Setting condition]

- The GTCNT counter matches the GTADTRA register in up-counting

[Clearing conditions]

- 0 is written to the ADTRAUF flag

ADTRADF Flag (GTADTRA Register Compare Match (Down-Counting) A/D Converter Start Request Flag)

This status flag indicates generation of a GTADTRA register compare match in down-counting.

[Setting condition]

- The GTCNT counter matches the GTADTRA register in down-counting

[Clearing conditions]

- 0 is written to the ADTRADF flag

ADTRBUF Flag (GTADTRB Register Compare Match (Up-Counting) A/D Converter Start Request Flag)

This status flag indicates generation of a GTADTRB register compare match in up-counting.

[Setting condition]

- The GTCNT counter matches the GTADTRB register in up-counting

[Clearing conditions]

- 0 is written to the ADTRBUF flag

ADTRBDF Flag (GTADTRB Register Compare Match (Down-Counting) A/D Converter Start Request Flag)

This status flag indicates generation of a GTADTRB register compare match in down-counting.

[Setting condition]

- The GTCNT counter matches the GTADTRB register in down-counting

[Clearing conditions]

- 0 is written to the ADTRBDF flag

ODF Flag (Output Stop Request Flag)

This flag monitors the output stop request for the group selected by the GTINTAD.GRP[1:0] bits.

Even if a request to disable output is de-asserted after the request is made, releasing the control of negation on the PWM pins has to wait until the end of the PWM cycle.

DTEF Flag (Dead Time Error Flag)

This flag indicates that the timer output toggle point after the automatic addition of dead time has exceeded the count period.

This flag returns to 0 when the timer output toggle point after the automatic addition of dead time is back within the period. This flag can only be read from. (Writing 0 to clear the flag is not allowed.)

When an interrupt by the DTEF flag is enabled (when GTINTAD.GRPDTE bit is 1), the DTEF flag is output as detection of disabling of output to the POEG, and an GDTE interrupt is generated whenever the DTEF flag changes from 0 to 1.

[Setting condition]

- When a change point of the waveform after the automatic setting of dead time has exceeded the count period (in the following cases)
 - Up-counting in triangle-wave mode: $GTCCRA \text{ register} - GTDVU \text{ register} \leq 0$
 - Down-counting in triangle-wave mode: $GTCCRA \text{ register} - GTDVD \text{ register} < 0$
 - Up-counting in sawtooth-wave one-shot pulse mode:
 - When $GTCCRA \text{ register} - GTDVU \text{ register} < 0$, or $GTCCRA \text{ register} + GTDVD \text{ register} > GTPR \text{ register}$
 - Down-counting in sawtooth-wave one-shot pulse mode:
 - When $GTCCRA \text{ register} + GTDVU \text{ register} > GTPR \text{ register}$, or $GTCCRA \text{ register} - GTDVD \text{ register} < 0$

[Clearing condition]

- The timer output toggle point after the automatic addition of dead time is within the count period.

OABHF Flag (Simultaneous High Output Flag)

This flag indicates that the simultaneous output of 1 both from the GTIOCnA and GTIOCnB pins.

When one of the GTIOCnA and GTIOCnB pins changes to 0, the flag changes to 0.

This flag can only be read from. (Writing 0 to clear the flag is not allowed.)

When the output stop detection by the OABHF flag is enabled (the GTINTAD.GRPABH bit is 1), the OABHF flag is output as the output stop detection to the POEG. The GPTW does not have an interrupt to indicate that outputs have been simultaneous driven to the high level. Use the interrupt function in the POEG if this is necessary.

[Setting condition]

- The GTIOCnA and GTIOCnB pins output 1 simultaneously while both the OAE and OBE bits in the GTIOR register are set to 1.

[Clearing conditions]

- The GTIOCnA and GTIOCnB pins output different values while both the OAE and OBE bits are set to 1.
- The GTIOCnA and GTIOCnB pins output 0 simultaneously while both the OAE and OBE bits are set to 1.
- At least one of the OAE and OBE bits is set to 0.

OABLF Flag (Simultaneous Low Output Flag)

This flag indicates that the simultaneous output of 0 both from the GTIOCnA and GTIOCnB pins.

When one of the GTIOCnA and GTIOCnB pins changes to 1, the flag changes to 0.

This flag can only be read from. (Writing 0 to clear the flag is not allowed.)

When the output stop detection by the OABLF flag is enabled (the GTINTAD.GRPABL bit is 1), the OABLF flag is output as the output stop detection to the POEG. The GPTW does not have an interrupt to indicate that outputs have been simultaneous driven to the high level. Use the interrupt function in the POEG if this is necessary.

[Setting condition]

- The GTIOCnA and GTIOCnB pins output 0 simultaneously while both the OAE and OBE bits in the GTIOR

register are set to 1.

[Clearing conditions]

- The GTIOCnA and GTIOCnB pins output different values while both the OAE and OBE bits are set to 1.
- The GTIOCnA and GTIOCnB pins output 1 simultaneously while both the OAE and OBE bits are set to 1.
- At least one of the OAE and OBE bits is set to 0.

Comparison for the output value to generate the OABHF or OABLF flag uses the value before the compare match output (PWM output) is masked by the output negate function. Even during the output negate condition, compare match operation continues internally, where the OABHF or OABLF flag is updated based on the operation results.

24.2.17 General PWM Timer Buffer Enable Register (GTBER)

Address(es): GPTW0.GTBER 000C 2040h, GPTW1.GTBER 000C 2140h, GPTW2.GTBER 000C 2240h,
GPTW3.GTBER 000C 2340h, GPTW4.GTBER 000C 2440h, GPTW5.GTBER 000C 2540h,
GPTW6.GTBER 000C 2640h, GPTW7.GTBER 000C 2740h, GPTW8.GTBER 000C 2840h,
GPTW9.GTBER 000C 2940h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	ADTDB	ADTTB[1:0]	—	ADTDA	ADTTA[1:0]	—	CCRS WT	PR[1:0]	CCRB[1:0]	CCRA[1:0]					
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	DBRTE CB	—	DBRTE CA	—	—	—	—	BD[3]	BD[2]	BD[1]	BD[0]
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	BD[0]	GTCCRA/GTCCRB Registers Buffer Operation Disable	0: Buffer operation is enabled 1: Buffer operation is disabled	R/W
b1	BD[1]	GTPR Register Buffer Operation Disable		R/W
b2	BD[2]	GTADTRA/GTADTRB Registers Buffer Operation Disable		R/W
b3	BD[3]	GTDVU/GTDVD Registers Buffer Operation Disable		R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	DBRTECA	GTCCRA Register Double Buffer Repeat Operation Enable	0: GTCCRA register double buffer repeat operation is disabled 1: GTCCRA register double buffer repeat operation is enabled	R/W
b9	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10	DBRTECB	GTCCRB Register Double Buffer Repeat Operation Enable	0: GTCCRB register double buffer repeat operation is disabled 1: GTCCRB register double buffer repeat operation is enabled	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b17, b16	CCRA[1:0]	GTCCRA Register Buffer Operation	b17b16 0 0: Buffer operation is not performed 0 1: Single buffer operation (GTCCRA register ⇔ GTCCRC register) 1 x: Double buffer operation (GTCCRA register ⇔ GTCCRC register ⇔ GTCCRD register)	R/W
b19, b18	CCRB[1:0]	GTCCRB Register Buffer Operation	b19b18 0 0: Buffer operation is not performed 0 1: Single buffer operation (GTCCRB register ⇔ GTCCRE register) 1 x: Double buffer operation (GTCCRB register ⇔ GTCCRE register ⇔ GTCCRF register)	R/W
b21, b20	PR[1:0]	GTPR Register Buffer Operation	b21b20 0 0: Buffer operation is not performed 0 1: Single buffer operation (GTPBR register ⇒ GTPR register) 1 x: Double buffer operation (GTPDBR register ⇒ GTPBR register ⇒ GTPR register)	R/W
b22	CCRSWT	GTCCRA and GTCCRB Registers Forcible Buffer Operation	Writing 1 to this bit forcibly performs buffer transfer of GTCCRA and GTCCRB registers. This bit automatically returns to 0 after the writing of 1. This bit is read as 0.	R/W

Bit	Symbol	Bit Name	Description	R/W
b23	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b25, b24	ADTTA[1:0]	GTADTRA Register Buffer Transfer Timing Select	<ul style="list-style-type: none"> Triangle waves b25b24 0 0: No transfer 0 1: Transfer at crest 1 0: Transfer at trough 1 1: Transfer at both crest and trough Sawtooth waves b25b24 0 0: No transfer Values other than 0 0: Transfer at underflow (during down-counting), overflow (during up-counting), or counter clearing 	R/W
b26	ADTDA	GTADTRA Register Double Buffer Operation	0: Single buffer operation (GTADTBRA register ⇒ GTADTRA register) 1: Double buffer operation (GTADTDBRA register ⇒ GTADTBRA register ⇒ GTADTRA register)	R/W
b27	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b29, b28	ADTTB[1:0]	GTADTRB Register Buffer Transfer Timing Select	<ul style="list-style-type: none"> Triangle waves b29b28 0 0: No transfer 0 1: Transfer at crest 1 0: Transfer at trough 1 1: Transfer at both crest and trough Sawtooth waves b29b28 0 0: No transfer Values other than 0 0: Transfer at underflow (during down-counting), overflow (during up-counting), or counter clearing 	R/W
b30	ADTDB	GTADTRB Register Double Buffer Operation	0: Single buffer operation (GTADTBRB register ⇒ GTADTRB register) 1: Double buffer operation (GTADTDBRB register ⇒ GTADTBRB register ⇒ GTADTRB register)	R/W
b31	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

The GTBER register makes settings for buffer operation.

Set the GTBER register except the BD[3:0] bits while the GTCNT counter is stopped.

BD[0] Bit (GTCCRA/GTCCRB Registers Buffer Operation Disable)

This bit disables buffer operation using the GTCCRA, GTCCRC, and GTCCRD registers together and buffer operation using the GTCCRB, GTCCRE, and GTCCRF registers together.

Even though the BD[0] bit is set to 0, buffer operation in the GTCCRB register is not performed if the GTDTCR.TDE bit is set to 1. Instead, the compare match value for negative-phase waveform with dead time is set automatically.

A value for the BD[0] bit in the channel related to the position of the bit written with 1 by the GTSECSR register can be set when 1 is written to the SBDCE or SBDCE bit in the GTSECR register.

When the DBRTEC_m (m = A, B) bit is 1, setting the BD[0] bit to 1 while the mode of operation is sawtooth-wave one-shot pulse mode or triangle-wave PWM mode 3 results in transfer from the intermediate buffer to the GTCCR_m register.

BD[1] Bit (GTPR Register Buffer Operation Disable)

This bit disables buffer operation using the GTPR, GTPBR, and GTPDBR registers together.

A value for the BD[1] bit in the channel related to the position of the bit written with 1 by the GTSECSR register can be set when 1 is written to the SBDPE or SBDPE bit in the GTSECR register.

BD[2] Bit (GTADTRA/GTADTRB Registers Buffer Operation Disable)

This bit disables buffer operation using the GTADTRA, GTADTBRA, and GTADTDBRA registers together and buffer operation using the GTADTRB, GTADTBRB, and GTADTDBRB registers together.

The setting is invalid during the event count operation, and the buffer operation using the GTADTRA and GTADTRB registers is not performed.

A value for the BD[2] bit in the channel related to the position of the bit written with 1 by the GTSECSR register can be set when 1 is written to the SBDAE or SBDAD bit in the GTSECR register.

BD[3] Bit (GTDVU/GTDVD Registers Buffer Operation Disable)

This bit disables buffer operation using the GTDVU and GTDBU registers together and buffer operation using the GTDVD and GTDBD registers together.

Even though the BD[3] bit is set to 0, buffer operation in the GTDVD register is not performed if the GTDTCR.TDFER bit is set to 1. Instead, the value in the GTDVU register is set automatically.

The setting is invalid during the event count operation, and the buffer operation using the GTDVU and GTDVD registers is not performed.

A value for the BD[3] bit in the channel related to the position of the bit written with 1 by the GTSECSR register can be set when 1 is written to the SBDDE or SBDDE bit in the GTSECR register.

DBRTECm Bit (GTCCRm Register Double Buffer Repeat Operation Enable) (m = A, B)

This setting enables the operation to repeat a transfer to the GTCCRm register from the intermediate buffer by cycle during the buffer transfer disable period when performing the double buffer operation using the GTCCRm register. It is valid in sawtooth-wave one-shot pulse mode and triangle-wave PWM mode 3.

The disabling period of buffer transfer indicates the period that buffer transfer is stopped by setting of the BD[0] bit (CPU writing or simultaneous buffer operation control by the GTSECSR register) and the period for buffer transfer extended skipping (except the case for skipping by counting both crests and troughs) by the GTEITLB register.

When the DBRTECm bit is 1, writing by the CPU to the GTCCRm register sets the same value in temporary register x (x = C, E). The value of the GTCCRx (x = C, E) register is also transferred to the temporary register x (x = C, E) by forcible buffer transfer.

CCRA[1:0] Bits (GTCCRA Register Buffer Operation)

These bits set buffer operation with the GTCCRA, GTCCRC, and GTCCRD registers combined. When buffer operation is restricted by the operating mode set in the GTCR register, the GTCR register setting is given priority.*1

CCRB[1:0] Bits (GTCCRB Register Buffer Operation)

These bits set buffer operation with the GTCCRB, GTCCRE, and GTCCRF registers combined. When buffer operation is restricted by the operating mode set in the GTCR register, the GTCR register setting is given priority.*1

PR[1:0] Bits (GTPR Register Buffer Operation)

These bits set buffer operation with the GTPR, GTPBR, and GTPDBR registers combined.

CCRSWT Bit (GTCCRA and GTCCRB Registers Forcible Buffer Operation)

Writing 1 to the CCRSWT bit forcibly performs buffer transfer of the GTCCRA and GTCCRB registers. This bit automatically returns to 0 after the writing of 1. This bit is read as 0.

This bit is valid only when counting is stopped with compare match operation specified.

ADTTA[1:0] Bits (GTADTRA Register Buffer Transfer Timing Select)

These bits set the transfer timing for buffer operation of the GTADTRA, GTADTBRA, and GTADTDBRA registers.

The setting is invalid during the event count operation.

ADTDA Bit (GTADTRA Register Double Buffer Operation)

These bits set buffer operation with the GTADTRA, GTADTBRA, and GTADTDBRA registers combined.
The setting is invalid during the event count operation.

ADTTB[1:0] Bits (GTADTRB Register Buffer Transfer Timing Select)

These bits set the transfer timing for buffer operation of the GTADTRB, GTADTBRB, and GTADTDBRB registers.
The setting is invalid during the event count operation.


ADTDB Bit (GTADTRB Register Double Buffer Operation)

These bits set buffer operation with the GTADTRA, GTADTBRA, and GTADTDBRA registers combined.
The setting is invalid during the event count operation.

Note 1. The buffer operation mode is fixed in sawtooth-wave one-shot pulse mode or triangle-wave PWM mode 3 (64-bit transfer at trough).

24.2.18 General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register (GTITC)

Address(es): GPTW0.GTITC 000C 2044h, GPTW1.GTITC 000C 2144h, GPTW2.GTITC 000C 2244h, GPTW3.GTITC 000C 2344h, GPTW4.GTITC 000C 2444h, GPTW5.GTITC 000C 2544h, GPTW6.GTITC 000C 2644h, GPTW7.GTITC 000C 2744h, GPTW8.GTITC 000C 2844h, GPTW9.GTITC 000C 2944h



Bit	Symbol	Bit Name	Description	R/W
b0	ITLA	GTCCRA Register Compare Match/Input Capture Interrupt Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b1	ITLB	GTCCRB Register Compare Match/Input Capture Interrupt Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b2	ITLC	GTCCRC Register Compare Match Interrupt Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b3	ITLD	GTCCRD Register Compare Match Interrupt Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b4	ITLE	GTCCRE Register Compare Match Interrupt Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b5	ITLF	GTCCRF Register Compare Match Interrupt Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b7, b6	IVTC[1:0]	GTCIV/GTCIU Interrupt Skipping Function Select	b7 b6 0 0: Skipping is not performed 0 1: Both overflow and underflow for sawtooth waves and crest for triangle waves are counted and skipped. 1 0: Both overflow and underflow for sawtooth waves and trough for triangle waves are counted and skipped. 1 1: Both overflow and underflow for sawtooth waves and both crest and trough for triangle waves are counted and skipped	R/W
b10 to b8	IVTT[2:0]	GTCIV/GTCIU Interrupt Skipping Count Select	b10 b8 0 0 0: Skipping is not performed 0 0 1: Skipping count of 1 0 1 0: Skipping count of 2 0 1 1: Skipping count of 3 1 0 0: Skipping count of 4 1 0 1: Skipping count of 5 1 1 0: Skipping count of 6 1 1 1: Skipping count of 7	R/W
b11	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b12	ADTAL	GTADTRA Register A/D Converter Start Request Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b13	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b14	ADTBL	GTADTRB Register A/D Converter Start Request Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b31 to b15	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

GTITC sets the skipping function for the GTCNT counter overflow (GTPR compare match) interrupt (GTCIV)/ underflow interrupt (GTCIU) and also sets whether to link the other interrupts and A/D converter start requests with the GTCIV/GTCIU interrupt skipping function. Note that detection of disabling of output to the POEG and dead-time error interrupts cannot be linked with the GTCIV or GTCIU interrupt skipping function.

The setting is invalid during the event count operation. The setting is operated independently from the extended interrupt skipping by the GTEITC register.

ITLA Bit (GTCCRA Register Compare Match/Input Capture Interrupt Link)

This bit specifies whether to link the GTCCRA compare match/input capture interrupt (GTCIA) with the GTCIV/GTCIU interrupt skipping function.

ITLB Bit (GTCCRB Register Compare Match/Input Capture Interrupt Link)

This bit specifies whether to link the GTCCRB compare match/input capture interrupt (GTCIB) with the GTCIV/GTCIU interrupt skipping function.

ITLC Bit (GTCCRC Register Compare Match Interrupt Link)

This bit specifies whether to link the GTCCRC compare match interrupt (GTCIC) with the GTCIV/GTCIU interrupt skipping function.

ITLD Bit (GTCCRD Register Compare Match Interrupt Link)

This bit specifies whether to link the GTCCRD compare match interrupt (GTCID) with the GTCIV/GTCIU interrupt skipping function.

ITLE Bit (GTCCRE Register Compare Match Interrupt Link)

This bit specifies whether to link the GTCCRE compare match interrupt (GTCIE) with the GTCIV/GTCIU interrupt skipping function.

ITLF Bit (GTCCRF Register Compare Match Interrupt Link)

This bit specifies whether to link the GTCCRF compare match interrupt (GTCIF) with the GTCIV/GTCIU interrupt skipping function.

IVTC[1:0] Bits (GTCIV/GTCIU Interrupt Skipping Function Select)

These bits set the skipping function for the GTPR compare match (GTCNT counter overflow) interrupt (GTCIV)/ GTCNT counter underflow interrupt (GTCIU).

IVTT[2:0] Bits (GTCIV/GTCIU Interrupt Skipping Count Select)

These bits set the skipping count for the GTPR compare match (GTCNT counter overflow) interrupt (GTCIV)/GTCNT counter underflow interrupt (GTCIU).

When modifying the IVTT[2:0] bits, first set the IVTC[1:0] bits to 00b.

ADTAL Bit (GTADTRA Register A/D Converter Start Request Link)


This bit specifies whether to link the A/D converter start request, which is generated in response to a compare match with the GTCNT counter and the GTADTRA register, with the GTCIV/GTCIU interrupt skipping function.

ADTBL Bit (GTADTRB Register A/D Converter Start Request Link)

This bit specifies whether to link the A/D converter start request, which is generated in response to a compare match with the GTCNT counter and the GTADTRB register, with the GTCIV/GTCIU interrupt skipping function.

24.2.19 General PWM Timer Counter (GTCNT)


Address(es): GPTW0.GTCNT 000C 2048h, GPTW1.GTCNT 000C 2148h, GPTW2.GTCNT 000C 2248h, GPTW3.GTCNT 000C 2348h, GPTW4.GTCNT 000C 2448h, GPTW5.GTCNT 000C 2548h, GPTW6.GTCNT 000C 2648h, GPTW7.GTCNT 000C 2748h, GPTW8.GTCNT 000C 2848h, GPTW9.GTCNT 000C 2948h



The GTCNT counter is a 32-bit readable/writable counter. There is one GTCNT counter for each channel. Writing is available only when counting is stopped, and thus writing is disabled while counting is in progress (when CST = 1). Access in 8-bit or 16-bit units to the GTCNT counter is prohibited, and it should be accessed in 32-bit units. Set the range of the GTCNT counter within the range of $0 \leq \text{GTCNT counter} \leq \text{GTPR register}$.

24.2.20 General PWM Timer Compare Capture Register m (GTCCRm) (m = A to F)


Address(es): GPTW0.GTCCRA 000C 204Ch, GPTW1.GTCCRA 000C 214Ch, GPTW2.GTCCRA 000C 224Ch, GPTW3.GTCCRA 000C 234Ch, GPTW4.GTCCRA 000C 244Ch, GPTW5.GTCCRA 000C 254Ch, GPTW6.GTCCRA 000C 264Ch, GPTW7.GTCCRA 000C 274Ch, GPTW8.GTCCRA 000C 284Ch, GPTW9.GTCCRA 000C 294Ch,
 GPTW0.GTCCRB 000C 2050h, GPTW1.GTCCRB 000C 2150h, GPTW2.GTCCRB 000C 2250h, GPTW3.GTCCRB 000C 2350h, GPTW4.GTCCRB 000C 2450h, GPTW5.GTCCRB 000C 2550h, GPTW6.GTCCRB 000C 2650h, GPTW7.GTCCRB 000C 2750h, GPTW8.GTCCRB 000C 2850h, GPTW9.GTCCRB 000C 2950h,
 GPTW0.GTCCRC 000C 2054h, GPTW1.GTCCRC 000C 2154h, GPTW2.GTCCRC 000C 2254h, GPTW3.GTCCRC 000C 2354h, GPTW4.GTCCRC 000C 2454h, GPTW5.GTCCRC 000C 2554h, GPTW6.GTCCRC 000C 2654h, GPTW7.GTCCRC 000C 2754h, GPTW8.GTCCRC 000C 2854h, GPTW9.GTCCRC 000C 2954h,
 GPTW0.GTCCRE 000C 2058h, GPTW1.GTCCRE 000C 2158h, GPTW2.GTCCRE 000C 2258h, GPTW3.GTCCRE 000C 2358h, GPTW4.GTCCRE 000C 2458h, GPTW5.GTCCRE 000C 2558h, GPTW6.GTCCRE 000C 2658h, GPTW7.GTCCRE 000C 2758h, GPTW8.GTCCRE 000C 2858h, GPTW9.GTCCRE 000C 2958h,
 GPTW0.GTCCRD 000C 205Ch, GPTW1.GTCCRD 000C 215Ch, GPTW2.GTCCRD 000C 225Ch, GPTW3.GTCCRD 000C 235Ch, GPTW4.GTCCRD 000C 245Ch, GPTW5.GTCCRD 000C 255Ch, GPTW6.GTCCRD 000C 265Ch, GPTW7.GTCCRD 000C 275Ch, GPTW8.GTCCRD 000C 285Ch, GPTW9.GTCCRD 000C 295Ch,
 GPTW0.GTCCRF 000C 2060h, GPTW1.GTCCRF 000C 2160h, GPTW2.GTCCRF 000C 2260h, GPTW3.GTCCRF 000C 2360h, GPTW4.GTCCRF 000C 2460h, GPTW5.GTCCRF 000C 2560h, GPTW6.GTCCRF 000C 2660h, GPTW7.GTCCRF 000C 2760h, GPTW8.GTCCRF 000C 2860h, GPTW9.GTCCRF 000C 2960h



The GTCCRm register is a 32-bit readable/writable register.
 Access in 8-bit or 16-bit units to the GTCCRm register is prohibited, and it should be accessed in 32-bit units.
 The GTCCRA and GTCCRB registers are registers used for both output compare and input capture.
 The GTCCRC and GTCCRE registers are compare match registers, and can also function as buffer registers for the GTCCRA and GTCCRB registers.
 The GTCCRD and GTCCRF registers are compare match registers, and can also function as buffer registers for the GTCCRC and GTCCRE registers (double buffer registers for the GTCCRA and GTCCRB registers).

24.2.21 General PWM Timer Period Setting Register (GTPR)


Address(es): GPTW0.GTPR 000C 2064h, GPTW1.GTPR 000C 2164h, GPTW2.GTPR 000C 2264h,
 GPTW3.GTPR 000C 2364h, GPTW4.GTPR 000C 2464h, GPTW5.GTPR 000C 2564h,
 GPTW6.GTPR 000C 2664h, GPTW7.GTPR 000C 2764h, GPTW8.GTPR 000C 2864h,
 GPTW9.GTPR 000C 2964h



The GTPR register is a 32-bit readable/writable register that sets the maximum count value of the GTCNT counter. Access in 8-bit or 16-bit units to the GTPR register is prohibited, and it should be accessed in 32-bit units. In sawtooth-wave mode, the value of (GTPR register + 1) is the count period. In triangle-wave mode, the value of (GTPR register value × 2) is the count period.

24.2.22 General PWM Timer Period Setting Buffer Register (GTPBR)


Address(es): GPTW0.GTPBR 000C 2068h, GPTW1.GTPBR 000C 2168h, GPTW2.GTPBR 000C 2268h,
 GPTW3.GTPBR 000C 2368h, GPTW4.GTPBR 000C 2468h, GPTW5.GTPBR 000C 2568h,
 GPTW6.GTPBR 000C 2668h, GPTW7.GTPBR 000C 2768h, GPTW8.GTPBR 000C 2868h,
 GPTW9.GTPBR 000C 2968h



The GTPBR register is a 32-bit readable/writable register that functions as a buffer register for the GTPR register. Access in 8-bit or 16-bit units to the GTPBR register is prohibited, and it should be accessed in 32-bit units.

24.2.23 General PWM Timer Period Setting Double-Buffer Register (GTPDBR)

Address(es): GPTW0.GTPDBR 000C 206Ch, GPTW1.GTPDBR 000C 216Ch, GPTW2.GTPDBR 000C 226Ch, GPTW3.GTPDBR 000C 236Ch, GPTW4.GTPDBR 000C 246Ch, GPTW5.GTPDBR 000C 256Ch, GPTW6.GTPDBR 000C 266Ch, GPTW7.GTPDBR 000C 276Ch, GPTW8.GTPDBR 000C 286Ch, GPTW9.GTPDBR 000C 296Ch




The GTPDBR register is a 32-bit readable/writable register that functions as a buffer register for the GTPBR register (a double buffer register for the GTPR register).

Access in 8-bit or 16-bit units to the GTPDBR register is prohibited, and it should be accessed in 32-bit units.

24.2.24 A/D Converter Start Request Timing Register m (GTADTRm) (m = A, B)

Address(es): GPTW0.GTADTRA 000C 2070h, GPTW1.GTADTRA 000C 2170h, GPTW2.GTADTRA 000C 2270h, GPTW3.GTADTRA 000C 2370h, GPTW4.GTADTRA 000C 2470h, GPTW5.GTADTRA 000C 2570h, GPTW6.GTADTRA 000C 2670h, GPTW7.GTADTRA 000C 2770h, GPTW8.GTADTRA 000C 2870h, GPTW9.GTADTRA 000C 2970h, GPTW0.GTADTRB 000C 207Ch, GPTW1.GTADTRB 000C 217Ch, GPTW2.GTADTRB 000C 227Ch, GPTW3.GTADTRB 000C 237Ch, GPTW4.GTADTRB 000C 247Ch, GPTW5.GTADTRB 000C 257Ch, GPTW6.GTADTRB 000C 267Ch, GPTW7.GTADTRB 000C 277Ch, GPTW8.GTADTRB 000C 287Ch, GPTW9.GTADTRB 000C 297Ch




The GTADTRm register is 32-bit readable/writable register that set the timing of A/D converter start request generation.

Access in 8-bit or 16-bit units to the GTADTRm register is prohibited, and it should be accessed in 32-bit units.

When the GTADTRm register value matches the GTCNT counter value, an A/D converter start request is generated.

24.2.25 A/D Converter Start Request Timing Buffer Register m (GTADTBRm) (m = A, B)


Address(es): GPTW0.GTADTBRA 000C 2074h, GPTW1.GTADTBRA 000C 2174h, GPTW2.GTADTBRA 000C 2274h, GPTW3.GTADTBRA 000C 2374h, GPTW4.GTADTBRA 000C 2474h, GPTW5.GTADTBRA 000C 2574h, GPTW6.GTADTBRA 000C 2674h, GPTW7.GTADTBRA 000C 2774h, GPTW8.GTADTBRA 000C 2874h, GPTW9.GTADTBRA 000C 2974h, GPTW0.GTADTBRB 000C 2080h, GPTW1.GTADTBRB 000C 2180h, GPTW2.GTADTBRB 000C 2280h, GPTW3.GTADTBRB 000C 2380h, GPTW4.GTADTBRB 000C 2480h, GPTW5.GTADTBRB 000C 2580h, GPTW6.GTADTBRB 000C 2680h, GPTW7.GTADTBRB 000C 2780h, GPTW8.GTADTBRB 000C 2880h, GPTW9.GTADTBRB 000C 2980h



The GTADTBRm register is 32-bit readable/writable register that function as buffer register for the GTADTRm register. Access in 8-bit or 16-bit units to the GTADTBRm register is prohibited, and it should be accessed in 32-bit units.

24.2.26 A/D Converter Start Request Timing Double-Buffer Register m (GTADTDBRm) (m = A, B)

Address(es): GPTW0.GTADTDBRA 000C 2078h, GPTW1.GTADTDBRA 000C 2178h, GPTW2.GTADTDBRA 000C 2278h, GPTW3.GTADTDBRA 000C 2378h, GPTW4.GTADTDBRA 000C 2478h, GPTW5.GTADTDBRA 000C 2578h, GPTW6.GTADTDBRA 000C 2678h, GPTW7.GTADTDBRA 000C 2778h, GPTW8.GTADTDBRA 000C 2878h, GPTW9.GTADTDBRA 000C 2978h, GPTW0.GTADTDBRB 000C 2084h, GPTW1.GTADTDBRB 000C 2184h, GPTW2.GTADTDBRB 000C 2284h, GPTW3.GTADTDBRB 000C 2384h, GPTW4.GTADTDBRB 000C 2484h, GPTW5.GTADTDBRB 000C 2584h, GPTW6.GTADTDBRB 000C 2684h, GPTW7.GTADTDBRB 000C 2784h, GPTW8.GTADTDBRB 000C 2884h, GPTW9.GTADTDBRB 000C 2984h



The GTADTDBRm register is 32-bit readable/writable register that function as buffer register for the GTADTBRm register (double buffer register for the GTADTRm register).

Access in 8-bit or 16-bit units to the GTADTDBRm register is prohibited, and it should be accessed in 32-bit units.

24.2.27 General PWM Timer Dead Time Control Register (GTDTCR)

Address(es): GPTW0.GTDTCR 000C 2088h, GPTW1.GTDTCR 000C 2188h, GPTW2.GTDTCR 000C 2288h, GPTW3.GTDTCR 000C 2388h, GPTW4.GTDTCR 000C 2488h, GPTW5.GTDTCR 000C 2588h, GPTW6.GTDTCR 000C 2688h, GPTW7.GTDTCR 000C 2788h, GPTW8.GTDTCR 000C 2888h, GPTW9.GTDTCR 000C 2988h



Bit	Symbol	Bit Name	Description	R/W
b0	TDE	Negative-Phase Waveform Setting	0: GTCCRB register is set without using GTDVU and GTDVD registers. 1: GTDVU and GTDVD registers are used to set the compare match value for negative-phase waveform with dead time automatically in GTCCRB register.	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	TDBUE	GTDVU Register Buffer Operation Enable	0: GTDVU register buffer operation is disabled 1: GTDVU register buffer operation is enabled	R/W
b5	TDBDE	GTDVD Register Buffer Operation Enable	0: GTDVD register buffer operation is disabled 1: GTDVD register buffer operation is enabled	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	TDFER	GTDVD Register Setting	0: GTDVU and GTDVD registers are set separately. 1: The value written to GTDVU register is automatically set to GTDVD register.	R/W
b31 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTDTCR register enables automatic setting of a compare match value for negative-phase waveform with dead time. The setting is invalid during the event count operation.

TDE Bit (Negative-Phase Waveform Setting)

This bit sets whether to use the GTDVU and GTDVD registers. When the GTDVU and GTDVD registers are used, the compare match value for a negative-phase waveform with dead time that was obtained by the compare match value of a positive-phase waveform (GTCCRA register) and the dead time value (GTDVU and GTDVD registers) is automatically set in the GTCCRB register.

The TDE bit setting is ignored in sawtooth-wave PWM mode, and the GTCCRB register is not automatic setting. The automatically set GTCCRB register value has the following upper and lower limit values.

- Triangle wave PWM mode
 - Upper limit value: the value set in the GTPR register - 1
 - Lower limit value: 0000 0001h in up-counting, 0000 0000h in down-counting
- Sawtooth-wave one-shot pulse mode
 - Upper limit value: the value set in the GTPR register
 - Lower limit value: 0000 0000h

If the obtained GTCCRB register value is not within the range between the upper and lower limits, the upper or lower limit is set in the GTCCRB register, and the GTST.DTEF flag becomes 1. However, if the obtained GTCCRB register value exceeds the upper limit in triangle-wave PWM mode, the DTEF flag becomes 0.

TDBUE Bit (GTDVU Register Buffer Operation Enable)

This bit enables buffer operation with the GTDVU and GTDBU registers combined.

The timing of buffer transfer is at troughs in triangle-wave mode, and at overflows or underflows in sawtooth-wave mode.

TDBDE Bit (GTDVD Register Buffer Operation Enable)

This bit enables buffer operation with the GTDVD and GTDBD registers combined.

The buffer transfer timing is the trough in triangle-wave mode, and at an overflow or underflow in sawtooth-wave mode.


When this bit and the TDFER bit are set to 1 simultaneously, the TDFER bit setting is given priority.

TDFER Bit (GTDVD Register Setting)

This bit sets whether or not the value written to the GTDVU register is also set to the GTDVD register automatically.

24.2.28 General PWM Timer Dead Time Value Register m (GTDVm) (m = U, D)

Address(es): GPTW0.GTDVU 000C 208Ch, GPTW1.GTDVU 000C 218Ch, GPTW2.GTDVU 000C 228Ch, GPTW3.GTDVU 000C 238Ch, GPTW4.GTDVU 000C 248Ch, GPTW5.GTDVU 000C 258Ch, GPTW6.GTDVU 000C 268Ch, GPTW7.GTDVU 000C 278Ch, GPTW8.GTDVU 000C 288Ch, GPTW9.GTDVU 000C 298Ch, GPTW0.GTDVD 000C 2090h, GPTW1.GTDVD 000C 2190h, GPTW2.GTDVD 000C 2290h, GPTW3.GTDVD 000C 2390h, GPTW4.GTDVD 000C 2490h, GPTW5.GTDVD 000C 2590h, GPTW6.GTDVD 000C 2690h, GPTW7.GTDVD 000C 2790h, GPTW8.GTDVD 000C 2890h, GPTW9.GTDVD 000C 2990h



The GTDVm register is 32-bit readable/writable register that set the dead time for generating PWM waveforms with dead time.

Access in 8-bit or 16-bit units to the GTDVm register is prohibited, and it should be accessed in 32-bit units.


The GTDVU register is used for up-counting. The GTDVD register is used for down-counting.

The setting which the value for the GTDVm register is equal to or larger than the value for the GTPR register is prohibited.

In addition, when using the automatic dead time setting function, do not set a value that makes a change point of the waveform exceeding the count period. The change point of the negative-phase waveform, which is automatically calculated, is obtained by reading the GTCCRB register. When using the GTDVm register, writing to the GTCCRB register is prohibited. When setting this register to 0, waveforms without dead time are output. When the GTDTCR.TDFER bit is 1, the writing to the GTDVD register has no effect. At this time, when the GTDVD register is read, the value for the GTDVU register is read.

24.2.29 General PWM Timer Dead Time Value Buffer Register m (GTDBm) (m = U, D)

Address(es): GPTW0.GTDBU 000C 2094h, GPTW1.GTDBU 000C 2194h, GPTW2.GTDBU 000C 2294h, GPTW3.GTDBU 000C 2394h, GPTW4.GTDBU 000C 2494h, GPTW5.GTDBU 000C 2594h, GPTW6.GTDBU 000C 2694h, GPTW7.GTDBU 000C 2794h, GPTW8.GTDBU 000C 2894h, GPTW9.GTDBU 000C 2994h, GPTW0.GTDBD 000C 2098h, GPTW1.GTDBD 000C 2198h, GPTW2.GTDBD 000C 2298h, GPTW3.GTDBD 000C 2398h, GPTW4.GTDBD 000C 2498h, GPTW5.GTDBD 000C 2598h, GPTW6.GTDBD 000C 2698h, GPTW7.GTDBD 000C 2798h, GPTW8.GTDBD 000C 2898h, GPTW9.GTDBD 000C 2998h



The GTDBm register is 32-bit readable/writable register that function as buffer register for the GTDVM register. Access in 8-bit or 16-bit units to the GTDBm register is prohibited, and it should be accessed in 32-bit units.

24.2.30 General PWM Timer Output Protection Function Status Register (GTSOS)

Address(es): GPTW0.GTSOS 000C 209Ch, GPTW1.GTSOS 000C 219Ch, GPTW2.GTSOS 000C 229Ch, GPTW3.GTSOS 000C 239Ch, GPTW4.GTSOS 000C 249Ch, GPTW5.GTSOS 000C 259Ch, GPTW6.GTSOS 000C 269Ch, GPTW7.GTSOS 000C 279Ch, GPTW8.GTSOS 000C 289Ch, GPTW9.GTSOS 000C 299Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	SOS[1:0]	
Value after reset:	0	0	0	0	0	0	x	x	0	0	0	0	0	0	0	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b1, b0	SOS[1:0]	Output Protection Function Status	b1 b0 0 0: Normal operation 0 1: Protected state (GTCCRA = 0 is set during transfer at trough or crest) 1 0: Protected state (GTCCRA ≥ GTPR is set during transfer at trough) 1 1: Protected state (GTCCRA ≥ GTPR is set during transfer at crest)	R
b7 to b2	—	Reserved	These bits are read as 0.	R
b9, b8	—	Reserved	The read value is undefined.	R
b31 to b10	—	Reserved	These bits are read as 0.	R


The GTSOS register is a status register that indicates the status of the output protection function. The output protection function is enabled only when the dead time is automatically set (the GTDTCR.TDE bit is 1) in triangle-wave mode.

SOS[1:0] Bits (Output Protection Function Status)

This bit indicates the status of the output protection function in triangle-wave PWM mode. For details of the output protection function, see section 24.8.4, Output Protection Function for GTIOC_nm Pin Output (n = 0 to 9; m = A, B).

24.2.31 General PWM Timer Output Protection Function Temporary Release Register (GTSOTR)

Address(es): GPTW0.GTSOTR 000C 20A0h, GPTW1.GTSOTR 000C 21A0h, GPTW2.GTSOTR 000C 22A0h, GPTW3.GTSOTR 000C 23A0h, GPTW4.GTSOTR 000C 24A0h, GPTW5.GTSOTR 000C 25A0h, GPTW6.GTSOTR 000C 26A0h, GPTW7.GTSOTR 000C 27A0h, GPTW8.GTSOTR 000C 28A0h, GPTW9.GTSOTR 000C 29A0h



Bit	Symbol	Bit Name	Description	R/W
b0	SOTR	Output Protection Function Temporary Release	0: Protected state is not released 1: Protected state is released	R/W
b31 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTSOTR register temporarily releases the protected state of GTIOCnB pin output (n = 0 to 9) when output protection has been set.

The protected state can be released only for the case of the GTSOS.SOS[1:0] bits are 10b (protected state in which GTCCRA register ≥ GTPR register has occurred during transfer at trough). The protected state cannot be released for any other case.

SOTR Bit (Output Protection Function Temporary Release)

This bit sets whether to temporarily release the protected state of the GTIOCnB pin output in an output protected state. After the SOTR bit has been set to 1, the output protection function is canceled from the first trough. After the SOTR bit has been set to 0, output protection is resumed from the first trough.

24.2.32 General PWM Timer A/D Converter Start Request Signal Monitoring Register (GTADSMR)

Address(es): GPTW0.GTADSMR 000C 20A4h, GPTW1.GTADSMR 000C 21A4h, GPTW2.GTADSMR 000C 22A4h, GPTW3.GTADSMR 000C 23A4h, GPTW4.GTADSMR 000C 24A4h, GPTW5.GTADSMR 000C 25A4h, GPTW6.GTADSMR 000C 26A4h, GPTW7.GTADSMR 000C 27A4h, GPTW8.GTADSMR 000C 28A4h, GPTW9.GTADSMR 000C 29A4h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	—	—	—	—	—	—	ADSMEN1	—	—	—	—	—	—	—	ADSMS1[1:0]
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	ADSMEN0	—	—	—	—	—	—	—	ADSMS0[1:0]
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b1, b0	ADSMS0[1:0]	A/D Conversion Start Request Signal Monitor 0 Selection	b1 b0 0 0: A/D conversion start request signal generated by the GTADTRA register during up-counting 0 1: A/D conversion start request signal generated by the GTADTRA register during down-counting 1 0: A/D conversion start request signal generated by the GTADTRB register during up-counting 1 1: A/D conversion start request signal generated by the GTADTRB register during down-counting	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	ADSMEN0	A/D Conversion Start Request Signal Monitor 0 Output Enabling	0: Output of A/D conversion start request signal monitor 0 is disabled. 1: Output of A/D conversion start request signal monitor 0 is enabled.	R/W
b15 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b17, b16	ADSMS1[1:0]	A/D Conversion Start Request Signal Monitor 1 Selection	b17b16 0 0: A/D conversion start request signal generated by the GTADTRA register during up-counting 0 1: A/D conversion start request signal generated by the GTADTRA register during down-counting 1 0: A/D conversion start request signal generated by the GTADTRB register during up-counting 1 1: A/D conversion start request signal generated by the GTADTRB register during down-counting	R/W
b23 to b18	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b24	ADSMEN1	A/D Conversion Start Request Signal Monitor 1 Output Enabling	0: Output of A/D conversion start request signal monitor 1 is disabled. 1: Output of A/D conversion start request signal monitor 1 is enabled.	R/W
b31 to b25	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register is used to control monitors for the A/D conversion start request signal that is synchronized with a frame.

ADSMSk[1:0] Bits (A/D Conversion Start Request Signal Monitor k Selection) (k = 0, 1)

These bits are used to select A/D conversion start request signal synchronized with a frame which is monitored by the GTADSMk pin.

ADSMENk Bit (A/D Conversion Start Request Signal Monitor k Output Enabling) (k = 0, 1)

This bit enables or disables the monitor output to the GTADSMk pin.

When the output is disabled, the GTADSMk pin goes to the low level.


When the bit is 1, the signal on the GTADSMk pin goes to the high level on assertion of the signal to request to the start of A/D conversion selected by the ADSMSk[1:0] bits and returns to the low level at the end of the current cycle of the timer for the channel that generated the given signal to request the start of A/D conversion. When the counter stops, the value when the counter stopped is retained for output. Set the ADSMENk bit to 0 to output the low level.

When a signal to request the start of A/D conversion is generated at the end of a timer period, the generation of this signal has priority in terms of monitoring output and the output remains at the high level till the end of the next period.

When the output of the same A/D converter start request signal monitoring output is enabled for multiple channels, ORed signals will be output from the GPTW.

24.2.33 General PWM Timer Extended Interrupt Skipping Counter Control Register (GTEITC)

Address(es): GPTW0.GTEITC 000C 20A8h, GPTW1.GTEITC 000C 21A8h, GPTW2.GTEITC 000C 22A8h, GPTW3.GTEITC 000C 23A8h, GPTW4.GTEITC 000C 24A8h, GPTW5.GTEITC 000C 25A8h, GPTW6.GTEITC 000C 26A8h, GPTW7.GTEITC 000C 27A8h, GPTW8.GTEITC 000C 28A8h, GPTW9.GTEITC 000C 29A8h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	EIVTC1[1:0]	Extended Interrupt Skipping Counter 1 Count Source Select	b1 b0 0 0: Not counted (not skipped) 0 1: Counting both at overflow or underflow in sawtooth-wave mode, and counting crests in triangle-wave mode 1 0: Counting both at overflow or underflow in sawtooth-wave mode, and counting troughs in triangle-wave mode 1 1: Counting both at overflow or underflow in sawtooth-wave mode, and counting both crests and troughs in triangle-wave mode	R/W
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7 to b4	EIVTT1[3:0]	Extended Interrupt Skipping 1 Skipping Count Setting	Skipping count for the extended interrupt skipping 1	R/W
b11 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b12	EITCNT1[3:0]	Extended Interrupt Skipping Counter 1	The extended interrupt skipping counter 1	R
b17, b16	EIVTC2[1:0]	Extended Interrupt Skipping Counter 2 Count Source Select	b17b16 0 0: Not counted (not skipped) 0 1: Counting both at overflow or underflow in sawtooth-wave mode, and counting crests in triangle-wave mode 1 0: Counting both at overflow or underflow in sawtooth-wave mode, and counting troughs in triangle-wave mode 1 1: Counting both at overflow or underflow in sawtooth-wave mode, and counting both crests and troughs in triangle-wave mode	R/W
b19, b18	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b23 to b20	EIVTT2[3:0]	Extended Interrupt Skipping 2 Skipping Count Setting	Skipping count for the extended interrupt skipping 2	R/W
b27 to b24	EITCNT2IV[3:0]	Extended Interrupt Skipping Counter 2 Initial Value	The extended interrupt skipping counter 2 initial value	R/W *1
b31 to b28	EITCNT2[3:0]	Extended Interrupt Skipping Counter 2	The extended interrupt skipping counter 2	R

Note 1. The EITCNT2IV[3:0] bits are only writable when the value other than 00b is written to the EIVTC2[1:0] bits that have been 00b.

The GTEITC register sets the extended interrupt skipping function to skip the interrupts, A/D converter start requests, and buffer transfers independently by counting at overflow and underflow in the GTCNT counter. The setting is operated independently from the interrupt skipping by the GTITC register.

The setting is invalid during the event count operation.

EIVTCk[1:0] Bits (Extended Interrupt Skipping k Count Source Select) (k = 1, 2)

These bits select the way of counting for the extended interrupt skipping counter k. Setting only with these bits does not skip the interrupts, A/D converter start requests, and buffer transfers.

Skipping function for the interrupt, A/D converter start request, and buffer transfer, all of which are a target of skipping, is set individually with the GTEITLI1, GTEITLI2, and GTEITLB registers.

EIVTTk[3:0] Bits (The Extended Interrupt Skipping k Skipping Count Setting) (k = 1, 2)

A count for the period with continuous skipping is set as a skipping count, where a period is from a generation of a count source selected by the EIVTCk[1:0] bits to the next generation of the count source. When the count source is generated while the EIVTTk[3:0] bits match the EITCNTk[3:0] bits, the EITCNTk[3:0] bits are cleared.

When these bits are 0000b, skipping is not performed.

EITCNT1[3:0] Bits (Extended Interrupt Skipping Counter 1)

The counting is incremented by 1 every time a count source (overflow/underflow/crest/trough) selected by the EIVTC1[1:0] bits is generated.

Counting is performed periodically within the range between 0 and the EIVTT1[3:0] bits.

Even if the GTCNT counter is stopped, the value is not cleared, and value at stop of the GTCNT counter is retained.

[Clearing conditions]

- 00b is written to the EIVTC1[1:0] bits
- 0000b is written to the EIVTT1[3:0] bits
- A count source (overflow/underflow/crest/trough) selected by the EIVTC1[1:0] bits is generated when the extended interrupt skipping 1 skipping count set by the EIVTT1[3:0] bits match the value for the EITCNT1[3:0]

EITCNT2IV[3:0] Bits (Extended Interrupt Skipping Counter 2 Initial Value)

These bits are the value of the initial value for the extended interrupt skipping counter 2. Writing to the EITCNT2IV[3:0] is performed only when the writing value to the EIVTC2[1:0] bits are other than 00b and when the GTEITC register is written by the access of upper 16 bits or 32 bits while the EITCNT2[3:0] bits are set not to count (EIVTC2[1:0] bits are 00b). When the EITCNT2IV[3:0] bits are written, the value written to the EITCNT2IV[3:0] bits is written to the EITCNT2[3:0] bits simultaneously.

The writing to the EITCNT2IV[3:0] bits are ignored when the EITCNT2[3:0] bits are set to count (EIVTC2[1:0] bits are other than 00b) or perform the setting of not to count (00b is written to the EIVTC2[1:0] bits).

The EITCNT2IV[3:0] bits are not reset by the writing 00b to the EIVTC2[1:0] bits.

EITCNT2[3:0] Bits (Extended Interrupt Skipping Counter 2)

The counting is incremented by 1 every time a count source (overflow/underflow/crest/trough) selected by the EIVTC2[1:0] bits is generated.

Counting is performed periodically within the range between 0 and the EIVTT2[3:0] bits.

Even if the GTCNT counter is stopped, the value is not cleared, and value at stop of the GTCNT counter is retained.

Setting of the initial value for the EITCNT2[3:0] bits are performed only when the writing value to the EIVTC2[1:0] bits are other than 00b and when the GTEITC register is written by the access of upper 16 bits or 32 bits while the extended interrupt skipping counter 2 is set as not to count (00b is written to the EIVTC2[1:0] bits).

When the initial value is set, the written value to the EITCNT2IV[3:0] bits is written to the EITCNT2[3:0] bits as the initial value.

[Clearing conditions]

- 00b is written to the EIVTC2[1:0] bits
- 0000b is written to the EIVTT2[3:0] bits

- The value other than 00b is written to the EIVTC2[1:0] bits and the 0000b is written to the EITCNT2IV[3:0] bits simultaneously while 00b is set to the EIVTC2[1:0] bits
- A count source (overflow/underflow/crest/trough) selected by the EIVTC2[1:0] bits is generated when the extended interrupt skipping 2 skipping count set by the EIVTT2[3:0] bits match the value for the EITCNT2[3:0]

24.2.34 General PWM Timer Extended Interrupt Skipping Setting Register 1 (GTEITLI1)

Address(es): GPTW0.GTEITLI1 000C 20ACh, GPTW1.GTEITLI1 000C 21ACh, GPTW2.GTEITLI1 000C 22ACh,
GPTW3.GTEITLI1 000C 23ACh, GPTW4.GTEITLI1 000C 24ACh, GPTW5.GTEITLI1 000C 25ACh,
GPTW6.GTEITLI1 000C 26ACh, GPTW7.GTEITLI1 000C 27ACh, GPTW8.GTEITLI1 000C 28ACh,
GPTW9.GTEITLI1 000C 29ACh

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	EITLU[2:0]			—	EITLV[2:0]			—	EITLF[2:0]			—	EITLE[2:0]		
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	EITLD[2:0]			—	EITLC[2:0]			—	EITLB[2:0]			—	EITLA[2:0]		
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	EITLA[2:0]	GTCCRA Register Compare Match/ Input Capture Interrupt Extended Skipping Function Select	See Table 24.5.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6 to b4	EITLB[2:0]	GTCCRB Register Compare Match/ Input Capture Interrupt Extended Skipping Function Select	See Table 24.5.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10 to b8	EITLC[2:0]	GTCCRC Register Compare Match Interrupt Extended Skipping Function Select	See Table 24.5.	R/W
b11	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b14 to b12	EITLD[2:0]	GTCCRD Register Compare Match Interrupt Extended Skipping Function Select	See Table 24.5.	R/W
b15	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b18 to b16	EITLE[2:0]	GTCCRE Register Compare Match Interrupt Extended Skipping Function Select	See Table 24.5.	R/W
b19	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b22 to b20	EITLF[2:0]	GTCCRF Register Compare Match Interrupt Extended Skipping Function Select	See Table 24.5.	R/W
b23	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b26 to b24	EITLV[2:0]	Overflow Interrupt Extended Skipping Function Select	See Table 24.5.	R/W
b27	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b30 to b28	EITLU[2:0]	Underflow Interrupt Extended Skipping Function Select	See Table 24.5.	R/W
b31	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

The GTEITLI1 register sets the extended skipping function for interrupts such as compare match/input capture, overflow, and underflow.

Setting only with this register does not perform skipping. The GTEITC register should be set so that a corresponding extended interrupt skipping counter operates the counting.

The setting is operated independently from the interrupt skipping by the GTITC register.

The setting is invalid during the event count operation.

EITLm[2:0] Bits (GTCCRm Register Compare Match/Input Capture Interrupt Extended Skipping Function Select) (m = A, B)

These bits select the extended interrupt skipping function to skip the compare match/input capture interrupt (GTClm) in the GTCCRm register.

Refer to Table 24.5.

EITLx[2:0] Bits (GTCCRx Register Compare Match Interrupt Extended Skipping Function Select) (x = C, D, E, F)

These bits select the extended interrupt skipping function to skip the compare match interrupt (GTClx) in the GTCCRx register.

Refer to Table 24.5.

EITLV[2:0] Bits (Overflow Interrupt Extended Skipping Function Select)

These bits select the extended interrupt skipping function to skip the interrupt at overflow.

Refer to Table 24.5.

EITLU[2:0] Bits (Underflow Interrupt Extended Skipping Function Select)

These bits select the extended interrupt skipping function to skip the interrupt at underflow.

Refer to Table 24.5.

Table 24.5 Setting the Function Select for the GTEITL1 Register

EITLy[2:0] Bits	Function
0 0 0	Do not perform an extended interrupt skipping
0 0 1	Skip an interrupt in the period when the value for the extended interrupt skipping counter 1 is other than 0 (An interrupt is output in the period of EITCNT1 bit = 0)
0 1 0	Skip an interrupt in the period when the value for the extended interrupt skipping counter 2 is other than 0 (An interrupt is output in the period of EITCNT2 bit = 0)
0 1 1	Skip an interrupt in the period the value for the extended interrupt skipping counter 1 or 2 is other than 0 (An interrupt is output in the period of EITCNT1 bit = 0 and EITCNT2 bit = 0)
1 0 0	Do not set this value
1 0 1	Skip an interrupt in the period when the value for the extended interrupt skipping counter 1 is other than the skipping count (An interrupt is output in the period of EITCNT1 bit = EIVTT1 bit)
1 1 0	Skip an interrupt in the period when the value for the extended interrupt skipping counter 2 is other than the skipping count (An interrupt is output in the period of EITCNT2 bit = EIVTT2 bit)
1 1 1	Skip an interrupt in the period when the value for the extended interrupt skipping counter 1 or 2 is other than the skipping count (An interrupt is output in the period of EITCNT1 bit = EIVTT1 bit and EITCNT2 bit = EIVTT2 bit)


y = A, B, C, D, E, F, V, U; k = 1, 2

Note: When the intended skipping counter is set as not to count (EIVTck[1:0]bits = 00b or EIVTTk[3:0] bits = 0000b), skipping is not performed.

Note: When the EITLy[2:0] bits are set to 011b or 111b, or when one of the skipping counters is set as not to count, skipping is not performed.

24.2.35 General PWM Timer Extended Interrupt Skipping Setting Register 2 (GTEITLI2)

Address(es): GPTW0.GTEITLI2 000C 20B0h, GPTW1.GTEITLI2 000C 21B0h, GPTW2.GTEITLI2 000C 22B0h, GPTW3.GTEITLI2 000C 23B0h, GPTW4.GTEITLI2 000C 24B0h, GPTW5.GTEITLI2 000C 25B0h, GPTW6.GTEITLI2 000C 26B0h, GPTW7.GTEITLI2 000C 27B0h, GPTW8.GTEITLI2 000C 28B0h, GPTW9.GTEITLI2 000C 29B0h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	EADTAL[2:0]	GTADTRA A/D Converter Start Request Extended Skipping Function Select	See Table 24.6.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6 to b4	EADTBL[2:0]	GTADTRB A/D Converter Start Request Extended Skipping Function Select	See Table 24.6.	R/W
b31 to b7	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTEITLI2 register sets the extended skipping function for A/D converter start requests.

Setting only with this register does not perform skipping. The GTEITC register should be set so that a corresponding extended interrupt skipping counter operates the counting.

The setting is operated independently from the interrupt skipping by the GTITC register.

The setting is invalid during the event count operation.

EADTmL[2:0] Bits (GTADTRm A/D Converter Start Request Extended Skipping Function Select) (m = A, B)

These bits select the extended interrupt skipping function to skip A/D converter start requests for the compare match in the GTADTRm register.

Refer to Table 24.6.

Table 24.6 Setting the Function Select for the GTEITLI2 Register

EADTmL[2:0]	
Bits	Function
0 0 0	Do not perform an extended interrupt skipping
0 0 1	Skip an A/D converter start request in the period when the value for the extended interrupt skipping counter 1 is other than 0 (An A/D converter start request is output in the period of EITCNT1 bit = 0)
0 1 0	Skip an A/D converter start request in the period when the value for the extended interrupt skipping counter 2 is other than 0 (An A/D converter start request is output in the period of EITCNT2 bit = 0)
0 1 1	Skip an A/D converter start request in the period when the value for the extended interrupt skipping counter 1 or 2 is other than 0 (An A/D converter start request is output in the period of EITCNT1 bit = 0 and EITCNT2 bit = 0)
1 0 0	Do not set this value
1 0 1	Skip an A/D converter start request in the period when the value for the extended interrupt skipping counter 1 is other than the skipping count (An A/D converter start request is output in the period of EITCNT1 bit = EIVTT1 bit)
1 1 0	Skip an A/D converter start request in the period when the value for the extended interrupt skipping counter 2 is other than the skipping count (An A/D converter start request is output in the period of EITCNT2 bit = EIVTT2 bit)
1 1 1	Skip an A/D converter start request in the period when the value for the extended interrupt skipping counter 1 or 2 is other than the skipping count (An A/D converter start request is output in the period of EITCNT1 bit = EIVTT1 bit and EITCNT2 bit = EIVTT2 bit)

m = A, B; k = 1, 2

Note: When the intended skipping counter is set as not to count (EIVTck[1:0]bits = 00b or EIVTTk[3:0] bits = 0000b), skipping is not performed.

Note: When the EADTmL[2:0] bits are set to 011b or 111b, or when one of the skipping counters is set as not to count, skipping is not performed.

24.2.36 General PWM Timer Extended Buffer Transfer Skipping Setting Register (GTEITLB)

Address(es): GPTW0.GTEITLB 000C 20B4h, GPTW1.GTEITLB 000C 21B4h, GPTW2.GTEITLB 000C 22B4h, GPTW3.GTEITLB 000C 23B4h, GPTW4.GTEITLB 000C 24B4h, GPTW5.GTEITLB 000C 25B4h, GPTW6.GTEITLB 000C 26B4h, GPTW7.GTEITLB 000C 27B4h, GPTW8.GTEITLB 000C 28B4h, GPTW9.GTEITLB 000C 29B4h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
—	EBTLDVD[2:0]			—	EBTLDVU[2:0]			—	EBTLADB[2:0]			—	EBTLADA[2:0]		
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	EBTLPR[2:0]			—	EBTLCB[2:0]			—	EBTLCA[2:0]		
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	EBTLCA[2:0]	GTCCRA Register Buffer Transfer Extended Skipping Function Select	See Table 24.7.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6 to b4	EBTLCB[2:0]	GTCCRB Register Buffer Transfer Extended Skipping Function Select	See Table 24.7.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10 to b8	EBTLPR[2:0]	GTPR Register Buffer Transfer Extended Skipping Function Select	See Table 24.7.	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b18 to b16	EBTLADA[2:0]	GTADTRA Register Buffer Transfer Extended Skipping Function Select	See Table 24.7.	R/W
b19	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b22 to b20	EBTLADB[2:0]	GTADTRB Register Buffer Transfer Extended Skipping Function Select	See Table 24.7.	R/W
b23	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b26 to b24	EBTLDVU[2:0]	GTDVU Register Buffer Transfer Extended Skipping Function Select	See Table 24.7.	R/W
b27	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b30 to b28	EBTLDVD[2:0]	GTDVD Register Buffer Transfer Extended Skipping Function Select	See Table 24.7.	R/W
b31	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

The GTEITLB register sets the extended skipping function for buffer transfers.

Setting only with this register does not perform skipping. The GTEITC register should be set so that a corresponding extended interrupt skipping counter operates the counting.

The setting is operated independently from the interrupt skipping by the GTITC register.

The setting is invalid during the event count operation.

EBTLCA[2:0] Bits (GTCCRA Register Buffer Transfer Extended Skipping Function Select)

These bits select the extended buffer transfer skipping function to skip buffer transfers (transfers among the GTCCRA, GTCCRC, GTCCRD registers and a temporary register A) in the GTCCRA register.

An extended skipping of buffer transfers in the GTCCRA register is valid for forcible buffer transfers by the GTBER.CCRSWT bit while the count operation is stopped. Forcible buffer transfers in the GTCCRA register should be performed in the condition of not performing the extended buffer transfer skipping.

EBTLCB[2:0] Bits (GTCCRB Register Buffer Transfer Extended Skipping Function Select)

These bits select the extended buffer transfer skipping function to skip buffer transfers (transfers among the GTCCRB, GTCCRE, GTCCRF registers and a temporary register B) in the GTCCRB register.

An extended skipping of buffer transfers in the GTCCRB register is valid for forcible buffer transfers by the GTBER.CCRSWT bit while the count operation is stopped. Forcible buffer transfers in the GTCCRB register should be performed in the condition of not performing the extended buffer transfer skipping.

EBTLPR[2:0] Bits (GTPR Register Buffer Transfer Extended Skipping Function Select)

These bits select the extended buffer transfer skipping function to skip buffer transfers (transfers among the GTPR, GTPBR, and GTPDBR registers) in the GTPR register.

EBTLADm[2:0] Bits (GTADTRm Register Buffer Transfer Extended Skipping Function Select) (m = A, B)

These bits select the extended buffer transfer skipping function to skip buffer transfers (transfers among the GTADTRm, GTADTBm, and GTADTDBm registers) in the GTADTRm register.

EBTLDVm[2:0] Bits (GTDVm Register Buffer Transfer Extended Skipping Function Select) (m = U, D)

These bits select the extended buffer transfer skipping function to skip buffer transfers (transfers between the GTDVm and GTDBm registers) in the GTDVm register.

Table 24.7 Setting the Function Select for the GTEITLB Register

EBTLx[2:0] Bits	Function
0 0 0	Do not perform an extended interrupt skipping
0 0 1	Skip a buffer transfer in the period when the value for the extended interrupt skipping counter 1 is other than 0 (A buffer transfer is output in the period of EITCNT1 bit = 0)
0 1 0	Skip a buffer transfer in the period when the value for the extended interrupt skipping counter 2 is other than 0 (A buffer transfer is output in the period of EITCNT2 bit = 0)
0 1 1	Skip a buffer transfer in the period when the value for the extended interrupt skipping counter 1 or 2 is other than 0 (A buffer transfer is output in the period of EITCNT1 bit = 0 and EITCNT2 bit = 0)
1 0 0	Do not set this value
1 0 1	Skip a buffer transfer in the period when the value for the extended interrupt skipping counter 1 is other than the skipping count (A buffer transfer is output in the period of EITCNT1 bit = EIVTT1 bit)
1 1 0	Skip a buffer transfer in the period when the value for the extended interrupt skipping counter 2 is other than the skipping count (A buffer transfer is output in the period of EITCNT2 bit = EIVTT2 bit)
1 1 1	Skip a buffer transfer in the period when the value for the extended interrupt skipping counter 1 or 2 is other than the skipping count (A buffer transfer is output in the period of EITCNT1 bit = EIVTT1 bit and EITCNT2 bit = EIVTT2 bit)


x = CA, CB, PR, ADA, ADB, DVU, DVD; k = 1, 2

Note: When the intended skipping counter is set as not to count (EIVTCK[1:0]bits = 00b or EIVTTk[3:0] bits = 0000b), skipping is not performed.

Note: When the EBTLx[2:0] bits are set to 011b or 111b, or when one of the skipping counters is set as not to count, skipping is not performed.

24.2.37 General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register (GTSECSR)

Address(es): GPTW0.GTSECSR 000C 20D0h, GPTW1.GTSECSR 000C 21D0h, GPTW2.GTSECSR 000C 22D0h, GPTW3.GTSECSR 000C 23D0h, GPTW4.GTSECSR 000C 24D0h, GPTW5.GTSECSR 000C 25D0h, GPTW6.GTSECSR 000C 26D0h, GPTW7.GTSECSR 000C 27D0h, GPTW8.GTSECSR 000C 28D0h, GPTW9.GTSECSR 000C 29D0h



Bit	Symbol	Bit Name	Description	R/W
b0	SECSEL0	Channel 0 Operation Enable Bit Simultaneous Control Channel Select	0: Disable simultaneous control. 1: Enable simultaneous control.	R/W
b1	SECSEL1	Channel 1 Operation Enable Bit Simultaneous Control Channel Select		R/W
b2	SECSEL2	Channel 2 Operation Enable Bit Simultaneous Control Channel Select		R/W
b3	SECSEL3	Channel 3 Operation Enable Bit Simultaneous Control Channel Select		R/W
b4	SECSEL4	Channel 4 Operation Enable Bit Simultaneous Control Channel Select		R/W
b5	SECSEL5	Channel 5 Operation Enable Bit Simultaneous Control Channel Select		R/W
b6	SECSEL6	Channel 6 Operation Enable Bit Simultaneous Control Channel Select		R/W
b7	SECSEL7	Channel 7 Operation Enable Bit Simultaneous Control Channel Select		R/W
b8	SECSEL8	Channel 8 Operation Enable Bit Simultaneous Control Channel Select		R/W
b9	SECSEL9	Channel 9 Operation Enable Bit Simultaneous Control Channel Select		R/W
b31 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTSECSR register selects an intended channel for updating an operation enable bit by the GTSECR register. A bit position for the GTSECSR register indicates a channel number. The GTSECSR register of each channel is a common register, and writing 1 to a bit in the GTSECSR register in any channel and updating it changes a channel, related to the position of the bit written with 1 by the GTSECSR register, to be simultaneously controlled of the operation enable bit by the GTSECR register.


Access in 8-bit or 16-bit units to the GTSECSR register is prohibited, and it should be accessed in 32-bit units.

SECSELn Bit (Operation Enable Bit Simultaneous Control Channel Select) (n = 0 to 9)

This bit enables or disables the simultaneous control of operation enable in channel n. When the bit is set to 1, the simultaneous control is enabled, and disabled when the bit is 0.

24.2.38 General PWM Timer Operation Enable Bit Simultaneous Control Register (GTSECR)

Address(es): GPTW0.GTSECR 000C 20D4h, GPTW1.GTSECR 000C 21D4h, GPTW2.GTSECR 000C 22D4h, GPTW3.GTSECR 000C 23D4h, GPTW4.GTSECR 000C 24D4h, GPTW5.GTSECR 000C 25D4h, GPTW6.GTSECR 000C 26D4h, GPTW7.GTSECR 000C 27D4h, GPTW8.GTSECR 000C 28D4h, GPTW9.GTSECR 000C 29D4h



Bit	Symbol	Bit Name	Description	R/W
b0	SBDCE	GTCCR Register Buffer Operation Simultaneous Enable	0: Disable simultaneous enabling GTCCR buffer operations 1: Enable GTCCR register buffer operations simultaneously	R/W
b1	SBDPE	GTPR Register Buffer Operation Simultaneous Enable	0: Disable simultaneous enabling GTPR buffer operations 1: Enable GTPR register buffer operations simultaneously	R/W
b2	SBDDE	GTADTR Register Buffer Operation Simultaneous Enable	0: Disable simultaneous enabling GTADTR buffer operations 1: Enable GTADTR register buffer operations simultaneously	R/W
b3	SBDDE	GTDV Register Buffer Operation Simultaneous Enable	0: Disable simultaneous enabling GTDV buffer operations 1: Enable GTDV register buffer operations simultaneously	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	SBDCE	GTCCR Register Buffer Operation Simultaneous Disable	0: Disable simultaneous disabling GTCCR buffer operations 1: Disable GTCCR register buffer operations simultaneously	R/W
b9	SBDPE	GTPR Register Buffer Operation Simultaneous Disable	0: Disable simultaneous disabling GTPR buffer operations 1: Disable GTPR register buffer operations simultaneously	R/W
b10	SBDDE	GTADTR Register Buffer Operation Simultaneous Disable	0: Disable simultaneous disabling GTADTR buffer operations 1: Disable GTADTR register buffer operations simultaneously	R/W
b11	SBDDE	GTDV Register Buffer Operation Simultaneous Disable	0: Disable simultaneous disabling GTDV buffer operations 1: Disable GTDV register buffer operations simultaneously	R/W
b31 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTSECR register simultaneously updates the value for operation enable bits of a channel set by the GTSECSR register.

Writing 1 to a bit in the GTSECR register in any channel and updating it updates an operation enable bit for all channels, related to the position of the bit written with 1 by the all GTSECR registers. Setting enable and disable bits for the same operation enable bit to 1 in the GTSECR is prohibited.

A bit written to 1 is automatically cleared. When the GTSECR is read, 0 is read.

Access in 8-bit or 16-bit units to the GTSECR register is prohibited, and it should be accessed in 32-bit units.

SBDCE Bit (GTCCR Register Buffer Operation Simultaneous Enable)

When 1 is written to this bit, 0 is simultaneously set to a GTBER.BD[0] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTCCRA, GTCCRC, and GTCCRD registers and using the GTCCRB, GTCCRE, and GTCCRF registers are enabled.

Simultaneous setting of SBDCE and SBDCE bits to 1 is prohibited.

SBDPE Bit (GTPR Register Buffer Operation Simultaneous Enable)

When 1 is written to this bit, 0 is simultaneously set to a GTBER.BD[1] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTPR, GTPBR, and GTPDBR registers are enabled.

Simultaneous setting of SBDPE and SBDPD bits to 1 is prohibited.

SBDAE Bit (GTADTR Register Buffer Operation Simultaneous Enable)

When 1 is written to this bit, 0 is simultaneously set to a GTBER.BD[2] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTADTRA, GTADTBRA, and GTADTDBRA registers and using the GTADTRB, GTADTBRB, and GTADTDBRB registers are enabled.

Simultaneous setting of SBDAE and SBDAD bits to 1 is prohibited.

SBDDE Bit (GTDV Register Buffer Operation Simultaneous Enable)

When 1 is written to this bit, 0 is simultaneously set to a GTBER.BD[3] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTDVU and GTDBU registers and using the GTDVD and GTDBD registers are enabled.

Simultaneous setting of SBDDE and SBDDD bits to 1 is prohibited.

SBDCE Bit (GTCCR Register Buffer Operation Simultaneous Disable)

When 1 is written to this bit, 1 is simultaneously set to a GTBER.BD[0] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTCCRA, GTCCRC, and GTCCRD registers and using the GTCCRB, GTCCRE, and GTCCRF registers are disabled.

Simultaneous setting of SBDCE and SBDCD bits to 1 is prohibited.

SBDPD Bit (GTPR Register Buffer Operation Simultaneous Disable)

When 1 is written to this bit, 1 is simultaneously set to a GTBER.BD[1] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTPR, GTPBR, and GTPDBR registers are disabled.

Simultaneous setting of SBDPE and SBDPD bits to 1 is prohibited.

SBDAD Bit (GTADTR Register Buffer Operation Simultaneous Disable)

When 1 is written to this bit, 1 is simultaneously set to a GTBER.BD[2] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTADTRA, GTADTBRA, and GTADTDBRA registers and using the GTADTRB, GTADTBRB, and GTADTDBRB registers are disabled.

Simultaneous setting of SBDAE and SBDAD bits to 1 is prohibited.

SBDDD Bit (GTDV Register Buffer Operation Simultaneous Disable)

When 1 is written to this bit, 1 is simultaneously set to a GTBER.BD[3] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTDVU and GTDBU registers and using the GTDVD and GTDBD registers are disabled.

Simultaneous setting of SBDDE and SBDDD bits to 1 is prohibited.

24.3 Operation

24.3.1 Basic Operation

The timer in each channel performs periodic count operation by count clock or hardware source. The GTCNT counter performs up-counting, or down-counting. The timer period is controlled by the GTPR register. When the GTCNT counter value matches the values for GTCCRA or GTCCRB registers, the GTIOCnA or GTIOCnB pin outputs (n = 0 to 9) can be changed respectively. Also, the GTCCRA or GTCCRB registers can be used as the input capture registers by hardware source. The GTCCRC and GTCCRD registers can be performed as buffer registers for GTCCRA register, and the GTCCRE and GTCCRF registers can be performed as buffer registers for GTCCRB register.

24.3.1.1 Counter Operation

(1) Count Start/Count Stop

The counter in each channel starts counting operation when the corresponding GTCR.CST bit is set to 1, and stops counting when the bit is set to 0.

CST bit value can be changed by the following sources:

- Writing to the GTCR register
- Writing 1 to the bit corresponding to the channel number for the GTSTR register while the GTSSR.CSTRT bit is 1
- Writing 1 to the bit corresponding to the channel number for the GTSTP register while the GTPSR.CSTOP bit is 1
- Hardware source specified by the GTSSR register
- Hardware source specified by the GTPSR register

(2) Periodic Count Operation (In Up-Counting by the Count Clock)

The counter in each channel starts up-counting when the corresponding CST bit is set to 1 while the GTUPSR register and the GTDNSR register are 0000 0000h. When the value of the GTCNT counter changes from that of the GTPR register to 0000 0000h (an overflow) while the GTINTAD.GTINTPR[0] bit is 1, a GTCIV interrupt request is also issued. After GTCNT counter overflows, up-counting is resumed from 0000 0000h.

Figure 24.2 shows an example of periodic count operation in up-counting by count clock.




Figure 24.2 Example of Periodic Count Operation (In Up-Counting by the Count Clock)

Figure 24.3 shows an example for setting periodic count operation in up-counting.




Figure 24.3 Example for Setting Periodic Count Operation (In Up-Counting by the Count Clock)

(3) Periodic Count Operation (In Down-Counting by the Count Clock)

The counter in each channel can start down-counting when the corresponding GTUDDTYC.UD bit is set in a state of the GTUPSR register and the GTDNSR register as 0000 0000h. When the value of the GTCNT counter changes from 0000 0000h to that of the GTPR register (an underflow) while the GTINTAD.GTINTPR[1] bit is 1, a GTCIU interrupt request is also issued. After GTCNT counter underflows, down-counting is resumed from GTPR register value.

Figure 24.4 shows an example of periodic count operation in down-counting by count clock.




Figure 24.4 Example of Periodic Count Operation (In Down-Counting by the Count Clock)

Figure 24.5 shows an example for setting periodic count operation in down-counting by count clock.




Figure 24.5 Example for Setting Periodic Count Operation (In Down-Counting by the Count Clock)

(4) Event Count Operation (In Up-Counting by Hardware Source)

The counter in each channel can start up-counting by hardware source by setting the GTUPSR register. When the GTUPSR register is set, the count clock selected by the GTCR.TPCS[3:0] bits and the count direction set by the GTUDDTYC.UD bit are invalid. If the hardware source in up-counting and the hardware source in down-counting are generated at the same time, the GTCNT counter value will not change.

Operation due to overflow in up-counting by hardware source is the same as the periodic count operation by the count clock.

To perform up-counting by hardware source, start count operation by setting the GTCR.CST bit to 1. As the starting the count operation is synchronized with the count clock selected by TPCS[3:0] bits, set the CST bit to 1, and wait until the first cycle of the count clock elapses to start up-counting operation. To start up-counting after one PCLKC from setting the CST bit to 1, set the TPCS[3:0] bits to 0000b.

Figure 24.6 to Figure 24.8 show an example of up-counting operation by hardware source.




Figure 24.6 Example of Event Count Operation (Up-Counting of Rising Edges of the Input on the GTETRGA Pin)




Figure 24.7 Example of Event Count Operation (Up-Counting of Rising Edges of the Input on the GTIOCnA Pin)




Figure 24.8 Example of Event Count Operation (Up-Counting the Number of Event Signals Input from the ELCA)

Figure 24.9 shows an example for setting periodic count operation in up-counting by hardware source.




Figure 24.9 Example for Setting Event Count Operation (In Up-Counting by Hardware Source)

(5) Event Count Operation (In Down-Counting by Hardware Source)

The counter in each channel can start down-counting by hardware source by setting the GTDNSR register. When the GTDNSR register is set, the count clock selected by the GTCR.TPCS[3:0] bits and the count direction set by the GTUDDTYC.UD bit are invalid. If the hardware source in up-counting and the hardware source in down-counting are generated at the same time, the GTCNT counter value will not change.

Operation due to underflow in down-counting by hardware source is the same as the periodic count operation by the count clock.

To perform down-counting by hardware source, start count operation by setting the GTCR.CST bit to 1. As the starting the count operation is synchronized with the count clock selected by TPCS[3:0] bits, set the CST bit to 1, and wait until the first cycle of the count clock elapses to start down-counting operation. To start down-counting after one PCLKC from setting the CST bit to 1, set the TPCS[3:0] bits to 0000b.

Figure 24.10 shows an example of down-counting operation by hardware source.




Figure 24.10 Example of Event Count Operation (Down-Counting of Rising Edges of the Input on the GTETRGA Pin)

Figure 24.11 shows an example for setting periodic count operation in down-counting by hardware source.




Figure 24.11 Example for Setting Event Count Operation (In Down-Counting by Hardware Source)

(6) Counter Clearing Operation

The counter in each channel can be cleared by the following sources:

- Writing to the GTCNT counter
- Writing 1 to the bit corresponding to the channel number for the GTCLR register while the GTCSR.CCLR bit is 1
- Hardware source specified by the GTCSR register

Write access during counting (when CST = 1) is disabled.

GTCLR register can be written to and cleared by hardware source whether the count operation is performed (GTCR.CST bit = 1) or is stopped (CST bit = 0). When the count direction flag is set as decrement (GTST.TUCF flag = 0) in sawtooth-wave mode selected with GTCR.MD[2:0] bits, the GTCNT counter value for writing to the GTCLR register and for clearing by hardware source becomes the GTPR register value whether the counter is in operation or is stopped. The GTCNT counter value becomes 0000 0000h for other settings.

When the event count operation is set (at least one of bits for the GTUPSR or the GTDNSR register is set as 1), writing to the GTCLR register and clearing by hardware source are performed right after the clear source is generated (the operation is based on PCLKC). For other settings, clearing operation is synchronized with the count clock selected with the GTCR.TPCS[3:0] bits.

24.3.1.2 Waveform Output by Compare Match

Compare match refers to when the GTCNT counter value matches the GTCCRA or GTCCRB register value. The output of the corresponding GTIOCnA or GTIOCnB pin (n = 0 to 9) can be set to be driven low, high, or toggled in synchronization with the counter clock (including in the case of event counting) after the match.

In addition, the GTIOCnA or GTIOCnB pin output can be driven low, high, or toggled at the “end of the cycle” which is determined by the GTPR register. The end of the cycle is as follows:

- For sawtooth waves in up-counting: When the GTCNT counter value changes from the GTPR register value to 0000 0000h (overflow)
- For sawtooth waves in down-counting: When the GTCNT counter value changes from 0000 0000h to the GTPR register value (underflow)
- For sawtooth waves with the GTCNT counter clear
- For triangle waves: When the GTCNT counter value changes from 0000 0000h to 0000 0001h (trough)

(1) Low Output and High Output

Figure 24.12 shows an example of low output and high output operation by a compare match of the GTCNT counter and GTCCRA register and of the GTCNT counter and GTCCRB register.

In this example, the GPTW0.GTCNT counter performs up-counting, and settings have been made so that high is output from the GTIOC0A pin by a GPTW0.GTCCRA register compare match, and low is output from the GTIOC0B pin by a GPTW0.GTCCRB register compare match. The pin level does not change when the specified level and pin level match.




Figure 24.12 Example of Low Output and High Output Operation

Figure 24.13 shows an example for setting Low/High output operation.




Figure 24.13 Example for Setting Low/High Output Operation

(2) Toggled Output

Figure 24.14 and Figure 24.15 show examples of toggle output operations by compare match between the GPTW0.GTCNT counter and the GTCCRA and GTCCRB registers.

In Figure 24.14, the GPTW0.GTCNT counter performs up-counting, and settings have been made so that the GTIOC0A pin output by a GPTW0.GTCCRA register compare match and GTIOC0B pin output by a GPTW0.GTCCRB register compare match are toggled.

In Figure 24.15, the GPTW0.GTCNT counter performs up-counting, and settings have been made so that the GTIOC0A pin output is toggled by a compare match of GPTW0.GTCCRA register and the GTIOC0B pin output is toggled at the end of the cycle.




Figure 24.14 Example of Toggled Output Operation (1)




Figure 24.15 Example of Toggled Output Operation (2)

Figure 24.16 shows an example for setting toggled output operation.




Figure 24.16 Example for Setting Toggled Output Operation

24.3.1.3 Input Capture Function

Through detecting hardware sources selected by the GTICASR and GTICBSR registers, the GTCNT counter values can be transferred to the GTCCRA and GTCCRB registers respectively.

Figure 24.17 shows an example of input capture function operation.

In this example, the GPTW0.GTCNT counter performs up-counting, and settings have been made so that an input capture is performed at both edges of the GTIOC0A pin input and at the rising edge of the GTIOC0B pin input.




Figure 24.17 Example of Input Capture Operation

Figure 24.18 shows an example for setting input capture operation.




Figure 24.18 Example for Setting Input Capture Operation

Figure 24.19 shows an example of the timing of input capture operation in response to a rising edge of the input on the GTETRGA pin.




Figure 24.19 Example of the Timing of Input Capture Operation in Response to a Rising Edge of the Input on the GTETRGA Pin

Figure 24.20 shows an example of the timing of input capture operation in response to a rising edge of the input on the GTIOCnA pin.




Figure 24.20 Example of the Timing of Input Capture Operation in Response to a Rising Edge of the Input on the GTIOCnA Pin

Figure 24.21 shows an example of the timing of operations for input capture in response to event input from the ELCA. This is an example of capture of the counter value by the GPTW1.GTCCRA register in response to an input signal. An event signal is output to the ELC after matches in comparison with the GPTW0.GTCCRA register. This is selected as a trigger for output to the GPTW by the ELC as event source A. The GPTW0 compare match A signal is synchronized with PCLKC. The ELC receives the signal in synchronization with PCLKB, and outputs the GPTW event source A signal after 1 cycle of PCLKB has elapsed.




Figure 24.21 Example of the Timing of Operations for Input Capture in Response to Event Input from the ELCA

24.3.2 Buffer Operation

The following buffer operation can be set with the GTBER register.

- Buffer operation with the GTPR, GTPBR, and GTPDBR registers used together
- Buffer operation with the GTCCRA, GTCCRC, and GTCCRD registers used together
- Buffer operation with the GTCCRB, GTCCRE, and GTCCRF registers used together
- Buffer operation with the GTADTRA, GTADTBRA, and GTADTDBRA registers used together
- Buffer operation with the GTADTRB, GTADTBRB, and GTADTDBRB registers used together

The following buffer operation can be set with the GTDTCR register.

- Buffer operation with the GTDVU and GTDBU registers used together
- Buffer operation with the GTDVD and GTDBD registers used together

24.3.2.1 GTPR Register Buffer Operation

The GTPBR register can function as a buffer register for the GTPR register, and the GTPDBR register can function as a buffer register for the GTPBR register (double buffer register for the GTPR register).

The buffer transfer is performed at an overflow (in up-counting) or underflow (in down-counting) in sawtooth-wave mode or in event counting, or at a trough in triangle-wave mode.

When in sawtooth-wave mode and in event counting, the buffer transfer is performed even when the counter clearing occurs during the count is in operation.

- Hardware source clearing

(Clear source selected with GTCSSR.CSGTRGAR, CSGTRGAF, CSGTRGBR, CSGTRGBF, CSGTRGCR, CSGTRGCF, CSGTRGDR, CSGTRGDF, CSCARBL, CSCARBH, CSCAFBL, CSCAFBH, CSCBRAL, CSCBRAH, CSCBFAL, CSCBFAH, CSELCA, CSELCB, CSELCC, CSELCD, CSELCE, CSELCF, CSELCG, or CSELCH bit)

- Clearing by software

(When the GTCLR.CCLRn bit is written to 1 during GTCSSR.CCLR bit is set to 1) (n = 0 to 9)

To set the GTPR register to function as double buffer, set the GTBER.PR[1:0] bits to 10b or 11b. For single buffer operation, set 01b. Not to function as buffer, set 00b.

Figure 24.22 to Figure 24.24 show examples of the GTPR register buffer operation and Figure 24.25 shows an example for setting the GTPR register buffer operation.




Figure 24.22 Example of the GTPR Register Buffer Operation (Sawtooth Waves in Up-Counting)




Figure 24.23 Example of the GTPR Register Buffer Operation (Sawtooth Waves in Down-Counting)




Figure 24.24 Example of the GTPR Register Double Buffer Operation (Triangle Waves)




Figure 24.25 Example for Setting the GTPR Register Buffer Operation

24.3.2.2 Buffer Operation for the GTCCRA and GTCCRB Registers

The GTCCRC register can function as the GTCCRA buffer register and the GTCCRD register can function as the GTCCRC buffer register (double buffer register for the GTCCRA register). Similarly, the GTCCRE register can function as the GTCCRB buffer register and the GTCCRF register can function as the GTCCRE buffer register (double buffer register for the GTCCRB register).

To set the GTCCRA or GTCCRB register to function as a double buffer, set the GTBER.CCRA[1:0] or GTBER.CCRB[1:0] bits to 10b or 11b. For single buffer operation, set 01b. Not to function as buffer, set 00b. The following describes buffer operation during output compare and input capture operation.

(1) When the GTCCRA or GTCCRB Register Functions as Output Compare Register

Buffer transfer is performed for the following three cases:

- Buffer transfer at an overflow (in up-counting) and underflow (in down-counting)
Buffer transfer is performed at an overflow (in up-counting) or an underflow (in down-counting) in sawtooth-wave mode and in event counting, and at a trough (triangle-wave PWM mode 1) or at a crest/trough (triangle-wave PWM mode 2) in triangle-wave mode.
- Buffer transfer by counter clearing
In sawtooth-wave mode and in event counting, the buffer transfer by similar counter clearing sources in counting operation and in section 24.3.2.1, GTPR Register Buffer Operation is performed in the same way at an overflow (in up-counting) or an underflow (in down-counting).
In triangle-wave mode, buffer transfer by counter clearing is not performed.
- Forcible buffer transfer
In both sawtooth-wave mode and triangle-wave mode, buffer transfer of the GTCCRA and GTCCRB registers is forcibly performed by writing 1 to the GTBER.CCRSWT bit while the counting is stopped.
In sawtooth-wave one-shot pulse mode and triangle-wave PWM mode 3, buffer transfer from the GTCCRD register to temporary register A and from the GTCCRF register to temporary register B is also performed using the forcible buffer operation.

When the setting of the GTBER.DBRTCE_m (m = A, B) bit is 1 in sawtooth-wave one-shot pulse mode or triangle-wave PWM mode 3, transfer from the intermediate buffers to the GTCCR_m (m = A, B) registers is repeated on a cyclic basis even while buffer transfer is disabled by the setting of the GTBER.BD[0] bit or buffer transfer extended skipping function (function for repeated double-buffer operation while buffer transfer is disabled). For details, refer to section 24.8.2.2, Repeated Double-Buffered Operation When Disabling GTCCR Buffer Transfer.

Figure 24.26 to Figure 24.28 show examples of the GTCCRA and GTCCRB registers buffer operations, and Figure 24.29 shows an example for setting the GTCCRA and GTCCRB registers buffer operations.




Figure 24.26 Example of GTCCRA and GTCCRB Registers Buffer Operation (Output Compare, Sawtooth Waves in Up-Counting, High Output at GTCCRA Register Compare Match, Low Output at the End of the Cycle) (n = 0 to 9)




Figure 24.27 Example of GTCCRA and GTCCRB Registers Double Buffer Operation (Output Compare, Triangle Waves, Buffer Operation at Trough, Output Toggled at GTCCRA Register Compare Match, Output Retained at the End of the Cycle) (n = 0 to 9)




Figure 24.28 Example of GTCCRc and GTCCRB Registers Double Buffer Operation (Output Compare, Triangle Waves, Buffer Operation at Both Troughs and Crests, Output Toggled at GTCCRB Register Compare Match, Output Retained at the End of the Cycle) (n = 0 to 9)




Figure 24.29 Example for Setting Buffer Operation of the GTCCRA and GTCCRB Registers (for Output Compare)

(2) When the GTCCRA or GTCCRB Register Functions as Input Capture Register

The timing of transfer to the buffers is when an input capture is generated. When an input capture is generated, the GTCNT counter value is transferred to GTCCRA and GTCCRB registers and the stored GTCCRA and GTCCRB registers values are transferred to buffer registers. Buffer transfer by counter clearing is not performed at input capture. Figure 24.30 and Figure 24.31 show examples of buffer operation of the GTCCRA and GTCCRB registers, and Figure 24.32 shows an example for setting buffer operation of the GTCCRA and GTCCRB registers.




Figure 24.30 Example of Buffer Operation of the GTCCRA and GTCCRB Registers (Counting up to Produce a Sawtooth Wave, and Clearing the GTCNT Counter and Input Capture on Both Edges of the Input on the GTIOcNA Pin) (n = 0 to 9)




Figure 24.31 Example of Double Buffer Operation of the GTCCRA and GTCCRB Registers (Counting up to Produce a Sawtooth Wave, and Clearing the GTCNT Counter and Input Capture on Both Edges of the Input on the GTIOcNB Pin) (n = 0 to 9)




Figure 24.32 Example for Setting Buffer Operation of the GTCCRA and GTCCRB Registers (for Input Capture)

24.3.2.3 Buffer Operation for the GTADTRA and GTADTRB Registers

The GTADTBRA register can function as the GTADTRA buffer register and the GTADTDBRA register can function as the GTADTBRA buffer register (double buffer register for the GTADTRA register). Similarly, the GTADTBRB register can function as the GTADTRB buffer register and the GTADTDBRB register can function as the GTADTBRB buffer register (double buffer register for the GTADTRB register).

To set the GTADTRA or GTADTRB register to function as a double buffer, set the GTBER.ADTDA or ADTDB bit to 1. For single buffer operation, set 0. Not to function as buffer, set the GTBER.ADTTA[1:0] or ADTTB[1:0] bits to 00b. The buffer transfer timing can be set with the ADTTA[1:0] and ADTTB[1:0] bits to an overflow (in up-counting) or an underflow (in down-counting) in sawtooth-wave mode, with ADTTA[1:0] and ADTTB[1:0] bits to 01b for a crest, to 10b for a trough, or to 11b for both crest and trough in triangle-wave mode.

In sawtooth-wave mode, when the ADTTA[1:0] and ADTTB[1:0] bits are set to value other than 00b and in count operation, the buffer transfer, by similar counter clearing sources in section 24.3.2.1, GTPR Register Buffer Operation, is performed in the same way at an overflow (in up-counting) or an underflow (in down-counting).

Figure 24.33 to Figure 24.35 show examples of buffer operation of the GTADTRA and GTADTRB registers, and Figure 24.36 shows an example for setting buffer operation of the GTADTRA and GTADTRB registers.




Figure 24.33 Example of Buffer Operation of the GTADTRA and GTADTRB Registers (Sawtooth Waves in Up-Counting, A/D Converter Start Request Generated by Up-Counting)




Figure 24.34 Example of Double Buffer Operation of the GTADTRA and GTADTRB Registers (Triangle Waves, Buffer Transfer at Troughs, A/D Converter Start Request Generated by Down-Counting)




Figure 24.35 Example of Double Buffer Operation of the GTADTRA and GTADTRB Registers (Triangle Waves, Buffer Transfer at Both Troughs and Crests, A/D Converter Start Request Generated by Both Up- and Down-Counting)




Figure 24.36 Example for Setting Buffer Operation of the GTADTRA and GTADTRB Registers

24.3.3 PWM Output Operating Mode

The GPTW can output PWM waveforms to the GTIOCnA pin or GTIOCnB pin (n = 0 to 9) by a compare match between the GTCNT counter and the GTCCRA or GTCCRB register.

By setting the GTDTCR, GTDVU, and GTDVD registers, the compare match value for a negative-phase waveform with dead time can automatically be set to the GTCCRB register.

(1) Sawtooth-Wave PWM Mode

In sawtooth-wave PWM mode, the GTCNT counter performs sawtooth-wave (half-wave) operation by setting the period in the GTPR register and a PWM waveform is output to the GTIOCnA or GTIOCnB pin when a GTCCRA or GTCCRB register compare match occurs. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and for the end of the cycle according to the GTIOR register setting.

Figure 24.37 shows an example of sawtooth-wave PWM mode operation, and Figure 24.38 shows an example for setting sawtooth-wave PWM mode.




Figure 24.37 Example of Sawtooth-Wave PWM Mode Operation (Up-Counting, Buffer Operation, High Output at GTCCRA/GTCCRB Register Compare Match, Low Output at the End of the Cycle) (n = 0 to 9)




Figure 24.38 Example for Setting Sawtooth-Wave PWM Mode

(2) Sawtooth-Wave One-Shot Pulse Mode

The sawtooth-wave one-shot pulse mode is a mode in which the period is set in the GTPR register, the GTCNT counter performs sawtooth-wave (half-wave) operation and a PWM waveform is output to the GTIOCnA or GTIOCnB pin at a compare match of the GTCCRA or GTCCRB register with buffer operation fixed ($n = 0$ to 9).

Buffer operation in sawtooth-wave one-shot pulse mode is different from the usual buffer operation. Buffer transfer is performed from GTCCRC register to GTCCRA register, from GTCCRE register to GTCCRB register, from GTCCRD register to temporary register A, and from GTCCRF register to temporary register B at the end of the cycle, and from temporary register A to GTCCRA register at a GTCCRA register compare match and from temporary register B to GTCCRB register at a GTCCRB register compare match. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and the end of the cycle according to the GTIOR register setting. The temporary register A and the temporary register B can perform forcible buffer transfers from the GTCCRD register to the temporary register A and from the GTCCRF register to the temporary register B respectively by writing 1 to the GTBER.CCRSWT bit while the count is stopped.

By setting GTDTCR, GTDVU, and GTDVD registers, a compare match value for a negative-phase waveform with dead time can automatically be set to GTCCRB register.

When the GTBER.DBRETCm ($m = A, B$) bit is set to 1, transfer from an intermediate buffer to the GTCCRm ($m = A, B$) register is repeated on a cyclic basis with using the temporary register x ($x = C, E$) and temporary register m ($m = A, B$) which operate as intermediate buffers for the GTCCRx ($x = C, E$) and GTCCRm ($m = A, B$) registers, respectively, even while buffer transfer is disabled (repeated double buffer operation function during disabling of buffer transfer). For details, refer to section 24.8.2.2, Repeated Double-Buffered Operation When Disabling GTCCR Buffer Transfer.

Figure 24.39 shows an example of sawtooth-wave one-shot pulse mode operation, and Figure 24.40 shows an example for setting sawtooth-wave one-shot pulse mode.




Figure 24.39 Example of Sawtooth-Wave One-Shot Pulse Mode Operation (Up-Counting, Low Output from the GTIOCnA Pin and High Output from the GTIOCnB Pin at Initial Output, Output Toggled at GTCCRA/GTCCRB Register Compare Match, Output Retained at the End of the Cycle) (n = 0 to 9)




Figure 24.40 Example for Setting Sawtooth-Wave One-Shot Pulse Mode

(3) Triangle-Wave PWM Mode 1 (32-Bit Transfer at Trough)

The triangle-wave PWM mode 1 is a mode in which the period is set in the GTPR register, the GTCNT counter performs triangle-wave (full-wave) operation, and a PWM waveform is output to the GTIOCnA or GTIOCnB pin when a GTCCRA or GTCCRB register compare match occurs (n = 0 to 9).

Buffer transfer is performed at the trough. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and for the end of the cycle according to the GTIOR register setting.

By setting the GTDTCR, GTDVU, and GTDVD registers, a compare match value for a negative-phase waveform with dead time can automatically be set to the GTCCRB register.

Figure 24.41 shows an example of triangle-wave PWM mode 1 operation, and Figure 24.42 shows an example for setting triangle-wave PWM mode 1.




Figure 24.41 Example of Triangle-Wave PWM Mode 1 Operation (Buffer Operation, Low Output from the GTIOCnA Pin and High Output from the GTIOCnB Pin at Initial Output, Output Toggled at GTCCRA/GTCCRB Register Compare Match, Output Retained at the End of the Cycle) (n = 0 to 9)




Figure 24.42 Example for Setting Triangle-Wave PWM Mode 1

(4) Triangle-Wave PWM Mode 2 (32-Bit Transfer at Crest and Trough)

Similarly to triangle-wave PWM mode 1, in triangle-wave PWM mode 2 the period is set in the GTPR register, the GTCNT counter performs triangle-wave (full-wave) operation, and a PWM waveform is output to the GTIOCnA or GTIOCnB pin when a GTCCRA or GTCCRB register compare match occurs (n = 0 to 9). The buffer transfer is performed at both crests and troughs. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and for the end of the cycle according to the GTIOR register setting.

By setting the GTDTCR, GTDVU, and GTDVD registers, a compare match value for a negative-phase waveform with dead time can automatically be set to the GTCCRB register.

Figure 24.43 shows an example of triangle-wave PWM mode 2 operation, and Figure 24.44 shows an example for setting triangle-wave PWM mode 2.




Figure 24.43 Example of Triangle-Wave PWM Mode 2 Operation (Buffer Operation, Low Output from the GTIOCnA Pin and High Output from the GTIOCnB Pin at Initial Output, Output Toggled at GTCCRA/GTCCRB Register Compare Match, Output Retained at the End of the Cycle) (n = 0 to 9)




Figure 24.44 Example for Setting Triangle-Wave PWM Mode 2

(5) Triangle-Wave PWM Mode 3 (64-Bit Transfer at Trough)

The triangle-wave PWM mode 3 is a mode in which the period is set in the GTPR register, the GTCNT counter performs triangle-wave (full-wave) operation and a PWM waveform is output to the GTIOCnA or GTIOCnB pin at a compare match of the GTCCRA or GTCCRB register with buffer operation fixed ($n = 0$ to 9). Buffer operation in triangle-wave PWM mode 3 is different from the usual buffer operation. Buffer transfer is performed from the GTCCRC register to the GTCCRA register, from the GTCCRE register to the GTCCRB register, from the GTCCRD register to temporary register A, and from the GTCCRF register to temporary register B at the trough, and from temporary register A to the GTCCRA register and from temporary register B to the GTCCRB register at the crest. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and for the end of the cycle according to the GTIOR register setting.

By setting the GTDTCR, GTDVU, and GTDVD registers, a compare match value for a negative-phase waveform with dead time can automatically be set to the GTCCRB register.

When the GTBER.DBRTCE m ($m = A, B$) bit is set to 1, transfer from an intermediate buffer to the GTCCR m ($m = A, B$) register is repeated on a cyclic basis with using the temporary register x ($x = C, E$) and temporary register m ($m = A, B$) which operate as intermediate buffers for the GTCCR x ($x = C, E$) and GTCCR m ($m = A, B$) registers, respectively, even while buffer transfer is disabled (repeated double buffer operation function during disabling of buffer transfer). For details, refer to section 24.8.2.2, Repeated Double-Buffered Operation When Disabling GTCCR Buffer Transfer.

Figure 24.45 shows an example of triangle-wave PWM mode 3 operation, and Figure 24.46 shows an example for setting triangle-wave PWM mode 3.




Figure 24.45 Example of Triangle-Wave PWM Mode 3 Operation (Low Output from the GTIOCnA Pin and High Output from the GTIOCnB Pin at Initial Output, Output Toggled at GTCCRA/GTCCRB Register Compare Match, Output Retained at the End of the Cycle) (n = 0 to 9)




Figure 24.46 Example for Setting Triangle-Wave PWM Mode 3

24.3.4 Automatic Dead Time Setting Function

By setting the GTDTCR register, a compare match value for a negative waveform with dead time obtained by a compare match value for a positive waveform (the GTCCRA register value) and specified dead time values (the GTDVU and GTDVD registers values) can automatically be set to the GTCCRB register.

The automatic dead time setting function can be used in sawtooth-wave one-shot pulse mode and all the triangle PWM modes.

Dead time can be separately set for the first half and second half of a waveform. Dead time for the changing point in the first half of a negative waveform is set in the GTDVU register and that in the second half is set in the GTDVD register. The same dead time can also be set for the first and second halves by setting the GTDTCR.TDFER bit to 1.

The GTDBU register can be used as a buffer register of the GTDVU register, and the GTDBD register can be used as a buffer register of the GTDVD register. Buffer transfer is performed at the end of the cycle (in sawtooth-wave mode: either of an overflow of the GTCNT counter (up-counting), an underflow (down-counting), or the GTCNT counter clearing; in triangle-wave mode: a trough).

The change point of the negative-phase waveform, which is automatically calculated, is obtained by reading the GTCCRB register. Writing to the GTCCRB register is prohibited when the automatic dead time setting function is used.

Do not set the dead-time that makes the change point of the waveform exceeding the count period. When any dead-time setting which would generate a dead-time error is made, adjust the change points of the positive- and negative-phase waveforms to generate waveforms with secured dead-time as shown in Table 24.8. The adjusted change point of the negative-phase waveform is automatically set in the GTCCRB register. An internal signal is used to judge the change point of the positive-phase waveform, thus the value of the GTCCRA register is not updated by the adjusted value.

If the order of the change point becomes inconsistent by adjustment of the waveform change point due to occurrence of dead time errors, or if the change point exceeds the count period even after the adjustment, the complementary relation between the positive- and negative-phases cannot be guaranteed.

If dead-time exceeds the count period by setting 0000 0000h or a value greater than or equal to the setting value of the GTPR register is set in the GTCCRA register in triangle-wave PWM mode, output change is controlled by the output protection function (refer to section 24.8.4, Output Protection Function for GTIOCnm Pin Output ($n = 0$ to 9 ; $m = A, B$)). When GTCCRA register is greater than or equal to [GTPR register + GTDVm register], [GTPR register - 1] is set in the GTCCRB register as the upper limit. ($m = U, D$)

Automatic setting for a dead time value to the GTCCRB register is performed at the next count clock after the register value for calculating the automatic setting value is updated. In triangle-wave mode, it also can be done at the next count clock from the current crest.

Table 24.8 Adjustment of the Waveform Change Point When a Dead-Time Error Occurs

Mode	Count Direction	Period	Condition for Dead-Time Error	Change Point of the Positive-Phase Waveform after Adjustment	Change Point of the Negative-Phase Waveform after Adjustment
Sawtooth-wave one-shot pulse mode	Up-counting	First half	$GTCCRA - GTDVU < 0$	GTDVU	0
		Second half	$GTCCRA + GTDVD > GTPR$	$GTPR - GTDVD$	GTPR
	Down-counting	First half	$GTCCRA + GTDVU > GTPR$	$GTPR - GTDVU$	GTPR
		Second half	$GTCCRA - GTDVD < 0$	GTDVD	0
Triangle-wave PWM mode 1/2/3	Up-counting	(First half)	$GTCCRA - GTDVU \leq 0$	$GTDVU + 1$	1
	Down-counting	(Second half)	$GTCCRA - GTDVD < 0$	GTDVD	0

Figure 24.47 to Figure 24.50 show examples of automatic dead time setting function operation. Figure 24.51 and Figure 24.52 show the setting examples.




Figure 24.47 Example of Automatic Dead Time Setting Function Operation (Sawtooth-Wave One-Shot Pulse Mode, Up-Counting, GTDVU and GTDVD Registers Set to Buffer Operation, Active Level: High) (n = 0 to 9)




Figure 24.48 Example of Automatic Dead Time Setting Function Operation (Sawtooth-Wave One-Shot Pulse Mode, Down-Counting, GTDVU and GTDVD Registers Set to Buffer Operation, Active Level: High) (n = 0 to 9)




Figure 24.49 Example of Automatic Compare-Match Value Setting Function with Dead Time (Triangle-Wave PWM Mode 1, GTDVU and GTDVD Registers Set to Buffer Operation, Active Level: High) (n = 0 to 9)




Figure 24.50 Example of Automatic Compare-Match Value Setting Function with Dead Time (Triangle-Wave PWM Mode 2 or 3, GTDVU and GTDVD Registers Set to Buffer Operation, Active Level: High) (n = 0 to 9)




Figure 24.51 Example for Setting Automatic Dead Time Setting Function (Sawtooth-Wave One-Shot Pulse Mode, Triangle-Wave PWM Mode 3)




Figure 24.52 Example for Setting Automatic Dead Time Setting Function (Triangle-Wave PWM Mode 1 or 2)

24.3.5 Count Direction Changing Function

The count direction of the GTCNT counter can be changed by modifying the GTUDDTYC.UD bit.

In sawtooth-wave mode, if the UD bit is modified during count operation, the count direction is changed at an overflow (when modified during up-counting) or an underflow (when modified during down-counting). If the UD bit is modified while count operation is stopped and the GTUDDTYC.UDF bit is 0, the UD bit modification is not reflected at the start of counting and the count direction is changed at an overflow or an underflow. If the UDF bit is set to 1 while count operation is stopped, the UD bit value at that time is reflected at the start of counting.

In triangle-wave mode, changing the value of the GTUDDTYC.UD bit during counting does not switch the direction of counting. Likewise, changing the value of the GTUDDTYC.UD bit while the GTUDDTYC.UDF bit is 0 and counting is stopped does not actually update the value of the bit. If 1 is written to the GTUDDTYC.UDF bit while counting is stopped, the value of the GTUDDTYC.UD bit at that time is reflected from the time counting is started.

When counting direction is switched during count operation in sawtooth-wave mode, the value of the GTPR register after start of up-counting is reflected to the count period in up-counting operation, and the value of the GTPR register after the start of down-counting is reflected to the count period in down-counting operation.

Figure 24.53 shows an example of count direction changing function operation.




Figure 24.53 Example of Count Direction Changing Function Operation (during Buffer Operation)

24.3.6 Duty Cycle 0%/100% Output Function

Changing the value of the GTUDDTYC.OADTY[1:0] bits and GTUDDTYC.OBDTY[1:0] bits specifies the output duty setting on the GTIOCnA and GTIOCnB pins to 0% or 100%. (n = 0 to 9)

In sawtooth-wave mode, if the value of the OADTY[1:0] bits or OBDTY[1:0] bits is changed during the count operation, the output duty-cycle setting is reflected at an overflow (when changed during up-counting) or an underflow (when changed during down-counting). When the GTUDDTYC.OADTYF bit or GTUDDTYC.OBDTYF bit is 0 while count operation is stopped and the value of the OADTY[1:0] bits or OBDTY[1:0] bits is changed, the output duty-cycle setting changed at the start of counting is not reflected, but the output duty-cycle setting changed at an overflow or underflow is reflected. When the OADTYF bit or OBDTYF bit is 1 while count operation is stopped and the value of the OADTY[1:0] bits or OBDTY[1:0] bits is changed, the value of the OADTY[1:0] bits or OBDTY[1:0] bits at that time is reflected at the start of counting.

In triangle-wave mode, if the value of the OADTY[1:0] bits or OBDTY[1:0] bits is changed during the count operation, the output duty-cycle setting changed at an underflow is reflected.

When the OADTYF bit or OBDTYF bit is 0 while count operation is stopped and the value of the OADTY[1:0] bits or OBDTY[1:0] bits is changed, the output duty-cycle setting changed at the start of counting is not reflected, but the output duty-cycle setting changed at an underflow is reflected. When the OADTYF bit or OBDTYF bit is 1 while count operation is stopped and the value of the OADTY[1:0] bits or OBDTY[1:0] bits is changed, the value of the OADTY[1:0] bits or OBDTY[1:0] bits at that time is reflected at the start of counting.

During the operation under the settings of duty cycle for 0%/100%, compare match operation inside the GPTW continues to perform interrupt outputs and buffer operations.

When the output duty setting is changed from 0% or 100% due to a compare match, the GTIOR.GTIOA[3:2] bits and the OADTYR bits determine the level output on the GTIOCnA pin and GTIOR.GTIOB[3:2] bits and OBDTYR bits determine the level output on the GTIOCnB pin at the end of the cycle. When the GTIOA[3:2], GTIOB[3:2] bits are set as 01b, output is driven Low at the end of the cycle, and when set as 10b, output is driven High at the end of the cycle. The output is retained at the end of the cycles when the GTIOA[3:2] or GTIOB[3:2] bits are 00b, and toggled at the end of the cycles when the GTIOA[3:2] or GTIOB[3:2] bits are 11b. A value to be output is selectable in the OADTYR or OBDTYR bit when the corresponding GTIOA[3:2] or GTIOB[3:2] bits are either 00b or 11b. Table 24.9 lists the output values at the end of the cycle when the output setting is changed from duty 0% or 100% to compare match.

Table 24.9 Output Value after Release of Duty 0%/100%

GTIOR.GTIOm[3:2]	Value at Compare Match Output at the End of the Cycle in the Case of Masking by a Duty Cycle 0% or 100%	The GTUDDTYC.OmDTYR Bit at Duty 0% Setting		The GTUDDTYC.OmDTYR Bit at Duty 100% Setting	
		0	1	0	1
00b (Output retained at the end of the cycle)	0	0	0	1	0
	1	0	1	1	1
01b (Low output at the end of the cycle)	—	0	0	0	0
10b (High output at the end of the cycle)	—	1	1	1	1
11b (Toggle output at the end of the cycle)	0	1	1	0	1
	1	1	0	0	0

m = A, B

Figure 24.54 shows an example of operation of the output of the duty cycle 0% or 100% (n = 0 to 9).




Figure 24.54 Example of Operation of Output of Duty Cycle 0% or 100% (n = 0 to 9)

24.3.7 Hardware Count Start/Count Stop and Clear Operation

The GTCNT counter can be started, stopped, or cleared by hardware sources in this MCU. There are 3 types of hardware sources, including external trigger input, ELC event input, and GTIOCnm pin input (n = 0 to 9; m = A, B)

24.3.7.1 Hardware Start Operation

The GTCNT counter can be started by a hardware source. Select a hardware source to start counting using the GTSSR register, and enable to start counting.

Figure 24.55 shows an example of count start operation by a hardware source. Figure 24.56 shows the setting example.




Figure 24.55 Example of Count Start Operation by Hardware Source (At starting by ELCA event)




Figure 24.56 Example for Setting Count Start Operation by Hardware Source

Figure 24.57 shows an example of timing of operations to start counting in response to a rising edge of the input on the GTETRGA pin.




Figure 24.57 Example of Timing of Operations to Start Counting in Response to a Rising Edge of the Input on the GTETRGA Pin

Figure 24.58 shows an example of timing of operations to start counting in response to a rising edge of the input on the GTIOCnA pin.




Figure 24.58 Example of Timing of Operations to Start Counting in Response to a Rising Edge of the Input on the GTIOCnA Pin

Figure 24.59 shows an example of timing of operations to start counting in response to event input from the ELCA. This is an example of operations to start counting by the GPTW1.GTCNT counter in response to a signal. An event signal is output to the ELC after matches in comparison with the GPTW0.GTCCRA register. This is selected as a trigger for output to the GPTW by the ELC as event source A. The GPTW0 compare match A signal is synchronized with PCLKC. The ELC receives the signal in synchronization with PCLKB, and outputs the GPTW event source A signal after 1 cycle of PCLKB has elapsed.




Figure 24.59 Example of Timing of Operations to Start Counting in Response to Event Input from the ELCA

24.3.7.2 Hardware Stop Operation

The GTCNT counter can be stopped by a hardware source. Select a hardware source to stop counting with the GTPSR register, and enable to stop counting.

Figure 24.60 shows an example of count stop operation by a hardware source. Figure 24.61 shows the setting example. In this example, the count operation is stopped by the ELCA event input, and is restarted by the ELCB event input.




Figure 24.60 Example of Count Stop Operation by Hardware Source (Started by Software, Stopped at ELCA event input, and Restarted at ELCB event input)




Figure 24.61 Example for Setting Count Stop Operation by Hardware Source

Figure 24.62 shows an example of count start/stop operation by a hardware source. Figure 24.63 shows the setting example. In this example, the counter operates during the high-level periods of the external trigger input GTETRGA pin.




Figure 24.62 Example of Count Start/Stop Operation by Hardware Source (Started at Rising Edge of GTETRGA Pin Input, Stopped at Falling Edge of GTETRGA Pin Input)




Figure 24.63 Example for Setting Count Start/Stop Operation by Hardware Source

Figure 24.64 shows an example of timing of operations to stop counting in response to a rising edge of the input on the GTETRGA pin.




Figure 24.64 Example of Timing of Operations to Stop Counting in Response to a Rising Edge of the Input on the GTETRGA Pin

Figure 24.65 shows an example of timing of operations to stop counting in response to a rising edge of the input on the GTIOCnA pin.




Figure 24.65 Example of Timing of Operations to Stop Counting in Response to a Rising Edge of the Input on the GTIOCnA Pin

Figure 24.66 shows an example of timing of operations to stop counting in response to event input from the ELCA. This is an example of operations to stop counting by the GPTW1.GTCNT counter in response to a signal. An event signal is output to the ELC after matches in comparison with the GPTW0.GTCCRA register. This is selected as a trigger for output to the GPTW by the ELC as event source A. The GPTW0 compare match A signal is synchronized with PCLKC. The ELC receives the signal in synchronization with PCLKB, and outputs the GPTW event source A signal after 1 cycle of PCLKB has elapsed.




Figure 24.66 Example of Timing of Operations to Stop Counting in Response to Event Input from the ELCA

24.3.7.3 Hardware Clear Operation

The GTCNT counter can be cleared by a hardware source. Select a hardware source to clear the counter with the GTCSR register, and enable clearing the counter.

Note that the GTCIV/GTCIU interrupt (overflow/underflow interrupt) is not generated when the GTCNT counter is cleared by a hardware source or by software.

Figure 24.67 and Figure 24.68 show examples of the GTCNT counter clearing operation by a hardware source. Figure 24.69 shows the setting example. In this example, the GTCNT counter is started at the ELCA event input, and is stopped/cleared at the ELCB event input.




Figure 24.67 Examples of Counter Clearing Operation by Hardware Source (Sawtooth-Wave Up-Counting, Started at ELCA event input, and Count Stopped/Counter Cleared at ELCB event input)




Figure 24.68 Examples of Counter Clearing Operation by Hardware Source (Sawtooth-Wave Down-Counting, Started at ELCA event input, and Count Stopped/Counter Cleared at ELCB event input)




Figure 24.69 Example for Setting Counter Clearing Operation by Hardware Source

The GTCIV/GTCIU interrupt (overflow/underflow interrupt) does not occur when the counter is cleared by a hardware source. In the same way, the GTCIV/GTCIU interrupt does not occur when the counter is cleared by software. Figure 24.70 shows the relationship between counter clearing by a hardware source and the GTCIV interrupt.





Figure 24.70 Relationship between Counter Clearing by Hardware Source and GTCIV Interrupt

Figure 24.71 shows an example of the timing of operations to clear the counter in response to a rising edge of the input on the GTETRGA pin when a clock signal produced by frequency-dividing the PCLKC signal is used as the counter clock for the GTCNT counter.

The GTCNT counter is cleared when counting is in progress after the GPTW has detected the internal clearing signal.



Note 1. The GTETRGA internal signal reflects the signal being input to the GPTW when the digital noise filter for the GTETRGA pin in the POEG is not in use.

Figure 24.71 Example of the Timing of Operations for Counter Clearing in Response to a Rising Edge of the Input on the GTETRGA Pin (During the Counting of Cycles of Clock Signal Produced by Dividing the PCLKC Frequency)

Figure 24.72 shows an example of the timing of operations to clear the counter in response to a rising edge of the input on the GTIOCnA pin when a clock signal produced by frequency-dividing the PCLKC signal is used as the counter clock for the GTCNT counter.

The GTCNT counter is cleared when counting is in progress after the GPTW has detected the internal clearing signal.




Figure 24.72 Example of the Timing of Operations for Counter Clearing in Response to a Rising Edge of the Input on the GTIOCnA Pin (During the Counting of Cycles of Clock Signal Produced by Dividing the PCLKC Frequency)

Figure 24.73 shows an example of the timing of operations to clear the counter in response to event input from the ELCA when a clock signal produced by frequency-dividing the PCLKC signal is used as the counter clock for the GTCNT counter.

This is an example of operations to clear the GPTW1.GTCNT counter in response to a signal. An event signal is output to the ELC after matches in comparison with the GPTW0.GTCCRA register. This is selected as a trigger for output to the GPTW by the ELC as event source A.

The GPTW0 compare match A signal is synchronized with PCLKC. The ELC receives the signal in synchronization with PCLKB, and outputs the GPTW event source A signal after 1 cycle of PCLKB has elapsed. The GTCNT counter is cleared when counting is in progress after the GPTW has detected the internal clearing signal.




Figure 24.73 Example of the Timing of Operations for Counter Clearing in Response to Event Input from the ELCA (During the Counting of Cycles of Clock Signal Produced by Dividing the PCLKC Frequency)

Figure 24.74 shows an example of the timing of operations to clear the counter in response to a rising edge of the input on the GTETRGA pin input when counting is triggered by a hardware source. The GTCNT counter is cleared in synchronization with PCLKC after the GPTW has detected the internal clearing signal.




Figure 24.74 Example of the Timing of Operations for Counter Clearing in Response to a Rising Edge of the Input on the GTETRGA Pin (During Counting Triggered by Hardware Source)

Figure 24.75 shows an example of the timing of operations to clear the counter in response to a rising edge of the input on the GTIOCnA pin input when counting is triggered by a hardware source. The GTCNT counter is cleared in synchronization with PCLKC after the GPTW has detected the internal clearing signal.




Figure 24.75 Example of the Timing of Operations for Counter Clearing in Response to a Rising Edge of the Input on the GTIOCnA Pin (During Counting Triggered by Hardware Source)

Figure 24.76 shows an example of the timing of operations for clearing the counter in response to the input of an event signal from the ELCA when counting is triggered by a hardware source.

This is an example of operations to clear the GPTW1.GTCNT counter in response to a signal. An event signal is output to the ELC after matches in comparison with the GPTW0.GTCCRA register. This is selected as a trigger for output to the GPTW by the ELC as event source A.

The GPTW0 compare match A signal is synchronized with PCLKC. The ELC receives the signal in synchronization with PCLKB, and outputs the GPTW event source A signal after 1 cycle of PCLKB has elapsed. The GTCNT counter is cleared in synchronization with PCLKC after the GPTW has detected the internal clearing signal.




Figure 24.76 Example of the Timing of Operations for Counter Clearing in Response to Event Input from the ELCA (During Counting Triggered by Hardware Source)

24.3.8 Synchronous Operation

Synchronous operation on channels (synchronous start/stop/clear operation) can be performed.

24.3.8.1 Synchronous Operation by Software

The count operations for respective channels can be started, stopped and cleared simultaneously by setting multiple bits of the GTSTR, GTSTP, and GTCLR registers to 1 at the same time.

Count start with phase differences among channels is possible firstly by setting the GTCNT counter value before counting starts, and then, by setting simultaneously multiple bits in the GTSTR register to 1.

The Figure 24.77 shows an example of simultaneous start/stop/clearing of four channels by software, and Figure 24.78 shows an example of phase shift start among four channels by software.




Figure 24.77 Example of Simultaneous Start/Stop/Clearing Operation by Software (with the Same Count Period (GTPR Register Value))




Figure 24.78 Example of Software Phase Shift Start (with Same Count Period (GTPR Register Value))

24.3.8.2 Synchronous Operation by Hardware Source

The count operations for respective channels can be started/stopped/cleared simultaneously by following hardware sources: external trigger input, and ELC event input.

Synchronous operation by the GTIOCnA and GTIOCnB pin inputs (n = 0 to 9) can be performed by setting the ELC event by input capture as a hardware source.

Figure 24.79 shows an example of simultaneous start/stop/clearing operation of four channels by hardware source.




Figure 24.79 Example of Simultaneous Start/Stop/Clearing Operation by Hardware Source (with Same Count Period (GTPR Register Value))




Figure 24.80 Example for Setting Simultaneous Start by Hardware Source

24.3.9 PWM Output Operation Examples

(1) Synchronous PWM Output

The GPTW can output two phases of linked PWM waveforms for one channel, or 20 phases of linked PWM waveforms for a maximum of 10 channels by synchronizing operation of the channels.

Figure 24.81 shows an example in which four channels perform synchronous operation in sawtooth-wave PWM mode and eight phases of PWM waveforms are output. The GTIOCnA pin (n = 0 to 3) is set so that it will output low as the initial output, high at a GTCCRA register compare match, and low at the end of the cycle. The GTIOCnB pin is set so that it will output low as the initial output, high at a GTCCRB register compare match, and low at the end of the cycle.




Figure 24.81 Example of Synchronous PWM Output

(2) Three-Phase Sawtooth-Wave Complementary PWM Output

Figure 24.82 shows an example in which three channels perform synchronous operation in sawtooth-wave PWM mode and three-phase complementary PWM waveforms are output. The GTIOCnA pin (n = 0 to 2) is set so that it will output low as the initial output, high at a GTCCRA register compare match, and low at the end of the cycle. The GTIOCnB pin is set so that it will output high as the initial output, low at a GTCCRB register compare match, and high at the end of the cycle.




Figure 24.82 Example of Three-Phase Sawtooth-Wave Complementary PWM Output

(3) Three-Phase Sawtooth-Wave Complementary PWM Output with Automatic Dead Time Setting

Figure 24.83 shows an example in which three channels perform synchronous operation in sawtooth-wave one-shot pulse mode with automatic dead time setting and three-phase complementary PWM waveforms are output. The GTIOCnA pin ($n = 0$ to 2) is set so that it will output low as the initial output, toggle the output at a GTCCRA register compare match, and retain the output at the end of the cycle. The GTIOCnB pin is set so that it will output high as the initial output, toggle the output at a GTCCRB register compare match, and retain the output at the end of the cycle.




Figure 24.83 Example of Three-Phase Sawtooth-Wave Complementary PWM Output with Automatic Dead Time Setting

(4) Three-Phase Triangle-Wave Complementary PWM Output

Figure 24.84 shows an example in which three channels perform synchronous operation in triangle-wave PWM mode 1 and three-phase complementary PWM waveforms are output. The GTIOCnA pin (n = 0 to 2) is set so that it will output low as the initial output, toggle the output at a GTCCRA register compare match, and retain the output at the end of the cycle. The GTIOCnB pin is set so that it will output high as the initial output, toggle the output at a GTCCRB register compare match, and retain the output at the end of the cycle.




Figure 24.84 Example of Three-Phase Triangle-Wave Complementary PWM Output

(5) Three-Phase Triangle-Wave Complementary PWM Output with Automatic Dead Time Setting

Figure 24.85 shows an example in which three channels perform synchronous operation in triangle-wave PWM mode 1 with automatic dead time setting and three-phase complementary PWM waveforms are output. The GTIOCnA pin (n = 0 to 2) is set so that it will output low as the initial output, toggle the output at a GTCCRA register compare match, and retain the output at the end of the cycle. The GTIOCnB pin is set so that it will output high as the initial output, toggle the output at a GTCCRB register compare match, and retain the output at the end of the cycle.




Figure 24.85 Example of Three-Phase Triangle-Wave Complementary PWM Output with Automatic Dead Time Setting

(6) Three-Phase Asymmetric Triangle-Wave Complementary PWM Output with Automatic Dead Time Setting

Figure 24.86 shows an example in which three channels perform synchronous operation in triangle-wave PWM mode 3 with automatic dead time setting and three-phase complementary PWM waveforms are output. The GTIOCnA pin (n = 0 to 2) is set so that it will output low as the initial output, toggle the output at a GTCCRA register compare match, and retain the output at the end of the cycle. The GTIOCnB pin is set so that it will output high as the initial output, toggle the output at a GTCCRB register compare match, and retain the output at the end of the cycle.




Figure 24.86 Example of Three-Phase Asymmetric Triangle-Wave Complementary PWM Output with Automatic Dead Time Setting

24.3.10 Phase Counting Mode

The GTCNT counter can be up-counting or down-counting by detecting the phase difference between the GTIOCnA pin input (n = 0 to 9) and the GTIOCnB pin input.

Detection of the phase difference can be performed by setting the relationship between the edge and the level of the GTIOCnA pin input and the GTIOCnB pin input using the GTUPSR and GTDNSR registers for input combination. Refer to section 24.3.1.1, Counter Operation for count operation.

Figure 24.87 to Figure 24.96 show the examples of setting procedure for the phase counting mode 1 to 5, and the Table 24.10 to Table 24.19 show the setting of the GTUPSR and GTDNSR registers and up-counting and down-counting conditions.




Figure 24.87 Example of setting procedure for the phase counting mode 1 (n = 0 to 9)

Table 24.10 Up-counting and down-counting conditions for the phase counting mode 1

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High		Up-counting	GTUPSR = 0000 6900h GTDNSR = 0000 9600h
Low			
	Low		
	High		
High		Down-counting	
Low			
	High		
	Low		

n = 0 to 9

: Rising edge

: Falling edge




Figure 24.88 Example of setting procedure for the phase counting mode 2 (n = 0 to 9)

Table 24.11 Up-counting and down-counting conditions for the phase counting mode 2

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High		Don't care	GTUPSR = 0000 0800h GTDNSR = 0000 0400h
Low			
	Low	Up-counting	
	High		
High		Don't care	
Low			
	High	Down-counting	
	Low		

n = 0 to 9

: Rising edge
: Falling edge




Figure 24.89 Example of setting procedure for the phase counting mode 2 (n = 0 to 9)

Table 24.12 Up-counting and down-counting conditions for the phase counting mode 2

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High		Don't care	GTUPSR = 0000 0200h GTDNSR = 0000 0100h
Low		Don't care	
	Low	Down-counting	
	High	Don't care	
High		Don't care	
Low		Don't care	
	High	Up-counting	
	Low	Don't care	

n = 0 to 9

: Rising edge

: Falling edge




Figure 24.90 Example of setting procedure for the phase counting mode 2 (n = 0 to 9)

Table 24.13 Up-counting and down-counting conditions for the phase counting mode 2

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High		Don't care	GTUPSR = 0000 0A00h GTDNSR = 0000 0500h
Low		Don't care	
	Low	Down-counting	
	High	Up-counting	
High		Don't care	
Low		Don't care	
	High	Up-counting	
	Low	Down-counting	

n = 0 to 9

: Rising edge

: Falling edge




Figure 24.91 Example of setting procedure for the phase counting mode 3 (n = 0 to 9)

Table 24.14 Up-counting and down-counting conditions for the phase counting mode 3

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High		Don't care	GTUPSR = 0000 0800h GTDNSR = 0000 8000h
Low			
	Low	Up-counting	
	High		
High		Down-counting	
Low		Don't care	
	High		
	Low		

n = 0 to 9

: Rising edge

: Falling edge














Figure 24.92 Example of setting procedure for the phase counting mode 3 (n = 0 to 9)

Table 24.15 Up-counting and down-counting conditions for the phase counting mode 3

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High		Down-counting	GTUPSR = 0000 0200h GTDNSR = 0000 2000h
Low			
	Low		
	High	Don't care	
High			
Low			
	High	Up-counting	
	Low	Don't care	

n = 0 to 9

: Rising edge

: Falling edge




Figure 24.93 Example of setting procedure for the phase counting mode 3 (n = 0 to 9)

Table 24.16 Up-counting and down-counting conditions for the phase counting mode 3

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High		Down-counting	GTUPSR = 0000 0A00h GTDNSR = 0000 A000h
Low		Don't care	
	Low	Don't care	
	High	Up-counting	
High		Down-counting	
Low		Don't care	
	High	Up-counting	
	Low	Don't care	

n = 0 to 9

: Rising edge

: Falling edge




Figure 24.94 Example of setting procedure for the phase counting mode 4 (n = 0 to 9)

Table 24.17 Up-counting and down-counting conditions for the phase counting mode 4

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High		Up-counting	GTUPSR = 0000 6000h GTDNSR = 0000 9000h
Low		Don't care	
	Low	Don't care	
	High	Down-counting	
High		Down-counting	
Low		Don't care	
	High	Don't care	
	Low	Don't care	

n = 0 to 9

: Rising edge

: Falling edge




Figure 24.95 Example of setting procedure for the phase counting mode 5 (n = 0 to 9)

Table 24.18 Up-counting and down-counting conditions for the phase counting mode 5

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High		Don't care	GTUPSR = 0000 0C00h GTDNSR = 0000 0000h
Low			
	Low	Up-counting	
	High		
High		Don't care	
Low			
	High	Up-counting	
	Low		

n = 0 to 9

: Rising edge

: Falling edge














Figure 24.96 Example of setting procedure for the phase counting mode 5 (n = 0 to 9)

Table 24.19 Up-counting and down-counting conditions for the phase counting mode 5

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High		Don't care	GTUPSR = 0000 C000h GTDNSR = 0000 0000h
Low		Up-counting	
	Low	Don't care	
	High	Up-counting	
High		Up-counting	
Low		Don't care	
	High	Don't care	
	Low	Don't care	

n = 0 to 9

: Rising edge

: Falling edge

24.4 Interrupt Sources

24.4.1 Interrupt Sources and Priorities

There are three kinds of interrupt sources; GTCCRm register (m =A to F) input capture/compare match, GTCNT counter overflow (GTPR register compare match)/underflow, and dead time error.

Each interrupt source has its own status flag and control bit for generating interrupt request signals, where the generation of interrupt request signals can be enabled or disabled individually.

When an interrupt source condition is satisfied, an interrupt request is generated if the corresponding interrupt request enable or disable bit is 1.

For details, refer to section 14, Interrupt Controller (ICUC). Table 24.20 shows a list of GPTW interrupt sources.

Table 24.20 GPTW Interrupt Sources

Channel	Name	Interrupt Source
GPTWn	GTCIA _n	GTCCRA register input capture/compare match
	GTCIB _n	GTCCRB register input capture/compare match
	GTCIC _n	GTCCRC register compare match
	GTCID _n	GTCCRD register compare match
	GDTEn	Dead time error
	GTCIE _n	GTCCRE register compare match
	GTCIF _n	GTCCRF register compare match
	GTCIV _n	GTCNT counter overflow (GTPR register compare match)
	GTCIU _n	GTCNT counter underflow

n = 0 to 9

(1) GTCIA_n Interrupt (n = 0 to 9)

When the GTINTAD.GTINTA bit is 1, an interrupt request is generated under the following conditions.

- When the GTCCRA register functions as a compare match register, the GTCNT counter value matches with the GTCCRA register.
- When the GTCCRA register functions as an input capture register, the input-capture signal has caused transfer of the GTCNT counter value to the GTCCRA register.

(2) GTCIB_n Interrupt (n = 0 to 9)

When the GTINTAD.GTINTB bit is 1, an interrupt request is generated under the following conditions.

- When the GTCCRB register functions as a compare match register, the GTCNT counter value matches with the GTCCRB register.
- When the GTCCRB register functions as an input capture register, the input-capture signal has caused transfer of the GTCNT counter value to the GTCCRB register.

(3) GTCIC_n Interrupt (n = 0 to 9)

When the GTINTAD.GTINTC bit is 1, an interrupt request is generated under the following condition.

- When the GTCCRC register functions as a compare match register, the GTCNT counter value matches with the GTCCRC register.

A compare match is not performed and thus interrupt is not requested under the following conditions.

- GTCR.MD[2:0] bits = 001b (sawtooth-wave one-shot pulse mode)
- GTCR.MD[2:0] bits = 110b (triangle-wave PWM mode 3)

- GTBER.CCRA[1:0] bits = 01b, 10b, 11b (buffer operation with the GTCCRC register)

(4) GTCIDn Interrupt (n = 0 to 9)

When the GTINTAD.GTINTD bit is 1, an interrupt request is generated under the following condition.

- When the GTCCRD register functions as a compare match register, the GTCNT counter value matches with the GTCCRD register.

A compare match is not performed and thus interrupt is not requested under the following conditions.

- GTCR.MD[2:0] bits = 001b (sawtooth-wave one-shot pulse mode)
- GTCR.MD[2:0] bits = 110b (triangle-wave PWM mode 3)
- GTBER.CCRA[1:0] bits = 10b, 11b (buffer operation with the GTCCRD register)

(5) GTCIE n Interrupt (n = 0 to 9)

When the GTINTAD.GTINTE bit is 1, an interrupt request is generated under the following condition.

- When the GTCCRE register functions as a compare match register, the GTCNT counter value matches with the GTCCRE register.

A compare match is not performed and thus interrupt is not requested under the following conditions.

- GTCR.MD[2:0] bits = 001b (sawtooth-wave one-shot pulse mode)
- GTCR.MD[2:0] bits = 110b (triangle-wave PWM mode 3)
- GTBER.CCRB[1:0] bits = 01b, 10b, 11b (buffer operation with the GTCCRE register)

(6) GTCIFn Interrupt (n = 0 to 9)

When the GTINTAD.GTINTF bit is 1, an interrupt request is generated under the following condition.

- When the GTCCRF register functions as a compare match register, the GTCNT counter value matches with the GTCCRF register.

A compare match is not performed and thus interrupt is not requested under the following conditions.

- GTCR.MD[2:0] bits = 001b (sawtooth-wave one-shot pulse mode)
- GTCR.MD[2:0] bits = 110b (triangle-wave PWM mode 3)
- GTBER.CCRB[1:0] bits = 01b, 10b, 11b (buffer operation with the GTCCRF register)

(7) GTCIVn Interrupt (n = 0 to 9)

When the GTINTAD.GTINTPR[0] bit is 1, an interrupt request is generated under the following conditions.

- In sawtooth-wave mode, interrupt requests are enabled at overflows (GTCNT counter value changes from GTPR register value to 0 during up-counting).
- In triangle-wave mode, interrupt requests are enabled at crests (GTCNT counter value changes from GTPR register value to GTPR register value minus 1).
- In count operation by a hardware source, interrupt requests are enabled at overflows (GTCNT counter value changes from GTPR register value to 0 during up-counting).

(8) GTCIU n Interrupt (n = 0 to 9)

When the GTINTAD.GTINTPR[1] bit is 1, an interrupt request is generated under the following conditions.

- In sawtooth-wave mode, interrupt requests are enabled at underflows (GTCNT counter value changes from 0 to GTPR register value during down-counting).
- In triangle-wave mode, interrupt requests are enabled at troughs (GTCNT counter value changes from 0 to 1).

- In count operation by a hardware source, interrupt requests are enabled at underflows (GTCNT counter value changes from 0 to GTPR register value during down-counting).

(9) GDTE_n Interrupt (n = 0 to 9)

When automatic dead time setting has been made, the GTST.DTEF flag becomes 1 when the timer output toggle point with dead time added exceeds the count period. If GTINTAD.GRPDTE is 1 at this time, a dead time error interrupt request (GDTE) is generated.

In addition, when the timer output toggle point with dead time added is back within the count period, the GTST.DTEF flag changes from 1 to 0.

Table 24.21 Relationship between Interrupt Signals and Interrupt Enable Bits

Interrupt Signal	Interrupt Enable Bit
GTCIA _n	GTINTAD.GTINTA bit
GTCIB _n	GTINTAD.GTINTB bit
GTCIC _n	GTINTAD.GTINTC bit
GTCID _n	GTINTAD.GTINTD bit
GDTE _n	GTINTAD.GRPDTE bit
GTCIE _n	GTINTAD.GTINTE bit
GTCIF _n	GTINTAD.GTINTF bit
GTCIV _n	GTINTAD.GTINTPR[1:0] bits
GTCIU _n	

n = 0 to 9

24.4.2 DMAC/DTC Activation

The DMAC and DTC can be triggered by the interrupt request in each channel. For details, see section 14, Interrupt Controller (ICUC), section 17, DMA Controller (DMACa), section 18, Data Transfer Controller (DTCa).

24.4.3 Interrupt and A/D Conversion Start Request Skipping Function

24.4.3.1 Interrupt Skipping Function by GTITC Register

By setting the GTITC register, the GTCNT counter overflow (GTPR register compare match) interrupt (GTCIV) and underflow interrupt (GTCIVU) can be skipped. Other interrupts and A/D converter start request signals can be skipped in coordination with the GTCIV/GTCIU skipping function. However, the dead time error interrupts cannot be linked with the GTCIV/GTCIU skipping function.

The interrupt skipping function is related only to the GTITC register setting, and is not related to setting of the GTINTAD register interrupt enable bit.

When both troughs and crests are counted and skipped in triangle-wave mode, if the number of times of skipping is odd, GTCIV/GTCIU interrupt requests cannot be generated at troughs only or at crests only depending on the skipping counter start timing. Therefore, in order to count both troughs and crests and generate the GTCIV/GTCIU interrupts at troughs only or crests only in triangle-wave mode, the number of times of skipping should be even.

Similarly, in sawtooth-wave mode, when both overflows and underflows are counted and skipped with the count direction changed, GTCIV/GTCIU interrupt requests cannot be generated at overflows only or at underflows only. Therefore, in order to count both overflows and underflows with the count direction changed and generate the GTCIV/GTCIU interrupts at overflows only or underflows only in sawtooth-wave mode, the skipping state should be carefully checked before using.

When changing the skipping count, be sure to release the skipping count setting (GTITC.IVTC[1:0] bits = 00b). Figure 24.97 to Figure 24.102 show examples of skipping function operation.




Figure 24.97 Example of Interrupt Skipping Function Operation (Triangle Waves, Counting and Skipping Crests, Skipping Count: 2)




Figure 24.98 Example of Interrupt Skipping Function Operation (Triangle Waves, Counting and Skipping Troughs, Skipping Count: 3)




Figure 24.99 Example of Interrupt Skipping Function Operation (Triangle Waves, Counting and Skipping Both Troughs and Crests, Skipping Count: 4)




Figure 24.100 Example of Interrupt Skipping Function Operation (Triangle Waves, Counting and Skipping Both Troughs and Crests, Skipping Count: 3, Skipping Started at Up-Counting)




Figure 24.101 Example of Interrupt Skipping Function Operation (Triangle Waves, Counting and Skipping Both Troughs and Crests, Skipping Count: 3, Skipping Started at Down-Counting)




Figure 24.102 Example of Interrupt Skipping Function Operation (Sawtooth Waves, Operation with Count Direction Changed, Counting and Skipping Both Overflows and Underflows, Skipping Count: 4)

24.4.3.2 Extended Interrupt Skipping Function

Overflow/underflow interrupt, compare match/input capture interrupt, A/D converter start request, and buffer transfer can be skipped by counting the GTCNT counter overflow or underflow based on settings of the GTEITC, GTEITLI1, GTEITLI2 and GTEITLB registers. A dead time error interrupt cannot be skipped.

Overflow/underflow interrupt, compare match/input capture interrupt, A/D converter start request, and buffer transfer can individually be set for skipping and the skipping period using the GTEITLI1, GTEITLI2, and GTEITLB registers. The skipping period is set, related to the operation of the two independent extended interrupt skipping counters (EITCNT1[3:0] and EITCNT2[3:0] bits in the GTEITC registers), as a period that either of the counter value for such skipping counters is other than 0 or other than the skipping count. The skipping period can also be set as a period that the both skipping counters are set as other than 0 or other than the skipping count for the counter value.

Figure 24.103 shows the counter operation for interrupt skipping by the GTITC register and extended interrupt skipping.

The counter operation for extended interrupt skipping is set by the GTEITC register.

The EITCNT1[3:0] bits count the count source (in Figure 24.103, a crest is selected) selected by the extended interrupt counter 1 count source select bit (EIVTC1[1:0] bits) when the initial value is set for 0, and repeat the count operation which returns to 0 when the skipping count (in Figure 24.103, count is 2) set by the extended interrupt skipping 1 skipping count setting bit (EIVTT1[3:0] bits) is achieved.

The EITCNT2[3:0] bits can set the initial value, count the count source (in Figure 24.103, a trough is selected) selected by the extended interrupt counter 2 count source select bit (EIVTC2[1:0] bits), and repeat the count operation which return to 0 when the skipping count (in Figure 24.103, count is 2) set by the EIVTT2[3:0] bits is achieved. The initial value is set when the GTEITC register is written by the access of upper 16 bits or 32 bits and when the written value to the EIVTC2[1:0] bits is other than 00b, while the setting for the extended interrupt skipping counter 2 is not in counting (EIVTC2[1:0] bits are 00b).

When the initial value is set, the written value to the extended interrupt skipping counter 2 initial value bit (EITCNT2IV[3:0] bits) is set as the initial value for the EITCNT2[3:0] bits.

The extended interrupt skipping counter starts up-counting at the first count clock after the setting is modified from not counting to counting.

The interrupt skipping count counter (GTST.ITCNT[2:0] bits) by the GTITC register is reset to 000b when the GTCNT counter operation is stopped: however, the EITCNT1[3:0] and EITCNT2[3:0] bits which are an extended interrupt skipping function retain the value even after the GTCNT counter operation is stopped, and the counting can be resumed from the value before the counter is stopped. When values for the EITCNT1[3:0] and EITCNT2[3:0] bits are to be reset (0000b), set the EIVTC1[1:0] and EIVTC2[1:0] bits to the setting for not counting (not skipping) (00b).

When the skipping count is to be changed, change the count after stopping the skipping counter operation (set either of the EIVTC1[1:0] bit or the EIVTC2[1:0] bit to 00b).




Figure 24.103 Counter Operation for Interrupt Skipping

Interrupt skipping by the GTEITLI1 register and A/D conversion start request skipping by the GTEITLI2 register can be performed simultaneously with interrupt skipping by the GTITC register. A skipping period at this time is represented by ORed skipping periods of respective registers.

Figure 24.104 shows corresponding interrupt skipping operations by different registers are performed simultaneously.




Figure 24.104 Example of Interrupt Skipping Operation
(Skipping by the GTITC Register: Counting Crests, Extended Interrupt Skipping: EIVTC1[1:0] bits = 00b, EIVTC2[1:0] bits = 01b, EITLV[2:0] bits = 010b)

Skipping of ELC event source outputs corresponding to interrupts for which skipping can be set up in the GTEITLI1 register is only based on the settings of the GTITC register and the extended interrupt skipping register, and has no connection with the setting of the interrupt enable bit in the GTINTAD register. The interrupt enable bit is used only for the interrupt signal output after skipping.

When A/D converter start request skipping which can be set by the GTEITLI2 register is performed, the ELC event output depend on the A/D converter start request enable bit in the GTINTAD register. All the operations by A/D converter start request which are set as disable by the GTINTAD register is not performed.

A buffer transfer skipping by the GTEITLB register is performed in all of buffer operation which is enabled in the GTBER and GTDTCR registers, or all buffer operations performed by sawtooth-wave one-shot pulse mode or triangle-wave PWM mode 3.

An interrupt skipping and a buffer transfer skipping are operated individually. An interrupt output without performing a buffer transferred performing a buffer transfer without an interrupt output can also be operated.

Figure 24.105 to Figure 24.112 show examples of skipping function operation.




Figure 24.105 Example of Extended Interrupt Skipping Function (Triangle Waves, Counting Crests, Extended Interrupt Skipping 1 Skipping Count: 2, Counting Troughs, Extended Interrupt Skipping 2 Skipping Count: 2, Extended Interrupt Skipping Counter 2 Initial Value: 0)




Figure 24.106 Example of Extended Interrupt Skipping Function (Triangle Waves, Count Crests by the Extended Interrupt Skipping 1 with Skipping Count: 2, Count Troughs by the Extended Interrupt Skipping 2 with Skipping Count: 2, Extended Interrupt Skipping Counter 2 Initial Value: 1)




Figure 24.107 Example of Extended Interrupt Skipping Function Operation
(Triangle Waves, Counting Crests, Extended Interrupt Skipping 1 Skipping Count: 1, Counting Crests, Extended Interrupt Skipping 2 Skipping Count: 2, Extended Interrupt Skipping Counter 2 Initial Value: 0, Skipped in the Period other than GTEITC.EITCNTk bits (k = 1, 2) as 0)




Figure 24.108 Example of Extended Interrupt Skipping Function Operation (Triangle Waves, Counting Crests, Extended Interrupt Skipping 1 Skipping Count: 1, Counting Crests, Extended Interrupt Skipping 2 Skipping Count: 2, Extended Interrupt Skipping Counter 2 Initial Value: 0, Skipped in the Period other than GTEITC.EITCNTk bits (k = 1, 2) as GTEITC.EIVTTk bit.)




Figure 24.109 Example of Extended Interrupt Skipping Function Operation
(Triangle Waves, Counting both Crests and Troughs, Extended Interrupt Skipping 1 Skipping Count: 2, Counting both Crests and Troughs, Extended Interrupt Skipping 2 Skipping Count: 4, Extended Interrupt Skipping Counter 2 Initial Value: 0, Skipped in the Period other than GTEITC.EITCNTk bits (k = 1, 2) as 0)




Figure 24.110 Example of Extended Interrupt Skipping Function Operation
(Triangle Waves, Counting both Crests and Troughs, Extended Interrupt Skipping 1 Skipping Count: 2, Counting both Crests and Troughs, Extended Interrupt Skipping 2 Skipping Count: 4, Extended Interrupt Skipping Counter 2 Initial Value: 0, Skipped in the Period other than GTEITC.EITCNTk bits (k = 1, 2) as GTEITC.EIVTTk bit.)




Figure 24.111 Example of Extended Interrupt Skipping Function Operation
(Up-Counting in Sawtooth Waves, Counting Overflow, Extended Interrupt Skipping 1 Skipping Count: 2, Counting Overflow, Extended Interrupt Skipping 2 Skipping Count: 3, Extended Interrupt Skipping Counter 2 Initial Value: 0, Skipped in the Period other than GTEITC.EITCNTk bits (k = 1, 2) as 0)




Figure 24.112 Example of Extended Interrupt Skipping Function Operation (Up-Counting Sawtooth Waves, Counting Overflow, Extended Interrupt Skipping 1 Skipping Count: 2, Counting Overflow, Extended Interrupt Skipping 2 Skipping Count: 3, Extended Interrupt Skipping Counter 2 Initial Value: 0, Skipped in the Period other than GTEITC.EITCNTk bits (k = 1, 2) as GTEITC.EIVTTk bit.)

Figure 24.113 shows an example of the extended interrupt skipping operation on the input capture. When the setting is for the input capture operation setting (GTCR.ICDS bit = 0) at count stop of the GTCNT counter, the interrupt by the input capture and the extended skipping on buffer transfer is enabled even at count stop of the GTCNT counter. When the input capture is generated at count stop of the GTCNT counter by setting the ICDS bit as 0, an interrupt and a buffer transfer are skipped if the skipping counter value is the same with the skipping period set in a corresponding interrupt function select bit.




Figure 24.113 Example of Input Capture Operation in the Extended Interrupt Skipping Function Operation (Up-Counting Sawtooth Waves, Counting Overflow, Extended Interrupt Skipping 1 Skipping Count: 2, Skipped in the Period other than the EITCNT1 as 0, Input Capture at the Input Rising)

Figure 24.114 shows an example for setting the extended interrupt skipping.

The extended interrupt skipping counter 2 initial value is set by the written value to the ETICNT2IV[3:0] bits which is applied to change the setting from not counting the extended interrupt skipping counter 2 count source (GTEITC.EIVTC2[1:0] bits = 00b) to counting (EIVTC2[1:0] bits = other than 00b). Writing to the extended interrupt skipping counter 2 initial value bit (ETICNT2IV[3:0] bits) is performed only when the setting of the above mentioned extended interrupt skipping counter 2 initial value is written.




Figure 24.114 Example for Setting the Extended Interrupt Skipping

24.5 A/D Converter Start Request

An A/D converter start request can be issued at a compare match between the GTCNT counter and the GTADTRA or GTADTRB register, up-counting only, down-counting only, or both up-counting and down-counting can be specified by setting the GTINTAD register.

During event count operation, the A/D converter start request cannot be generated.

The A/D converter start request is not output directly to the A/D converter but output the event signal to the ELC.

The GTADTRA and GTADTRB registers each has two buffer registers. Buffer operation with the GTADTRA register used together with the GTADTBRA and GTADTDBRA registers, and buffer operation with the GTADTRB register used together with the GTADTBRB and GTADTDBRB registers can be performed.

The timing of the generation of requests to start A/D conversion can be monitored by an external pin. When the A/D converter start request signal to be monitored is selected in the GTADSMR.ADSMSk bit ($k = 0, 1$) and when the output is enabled in the ADSMENk bit, a signal is output synchronized with a cycle frame of the timer used to generate the A/D converter start request signal, of which the output is driven high at the generation of the A/D converter start request signal by the GTADSMk pin, or at the end of the cycle of which the output is driven low. When a signal to request the start of A/D conversion is generated at the end of the cycle, the generation of this signal has priority in terms of monitoring output and the output remains at the high level till the end of the next cycle. The registers (GTADTRA and GTADTRB) that are sources of generating the A/D converter start request signals and their counting directions can be checked by the A/D converter start request flags (ADTRAUF, ADTRADF, ADTRBUF, and ADTRBDF) in the GTST register. When the output of the same A/D converter start request signal monitoring output is enabled for multiple channels, ORed signals will be output from the GPTW.

Figure 24.115 shows an example of A/D converter start request operation, Figure 24.116 shows example for setting A/D converter start request operation, and Figure 24.117 shows an example for A/D converter start request timing operation.

Figure 24.117 shows an example of the output of A/D conversion start request A by the ELC as start source 0 for the A/D converter. The A/D conversion start request A signal is output by the ELC in response to a match in comparison with the GTADTRA register. The A/D conversion start request A signal is synchronized with PCLKC. The ELC receives the signal in synchronization with PCLKB, and then outputs the A/D converter start source 0 signal after 1 cycle of the PCLKB has elapsed.




Figure 24.115 Example of A/D Converter Start Request Timing Operation (Triangle Waves, Double Buffer Operation, Buffer Transfer at Both Troughs and Crests, A/D Converter Start Requested by GTADTRA Register at Both Up-Counting and Down-Counting, A/D Converter Start Requested by GTADTRB Register at Down-Counting, Monitoring of the GTADTRA Register Up-Counting by the GTADSM0 Pin, Monitoring of the GTADTRB Register Down-Counting by the GTADSM1 Pin)




Figure 24.116 Example for Setting A/D Converter Start Request Operation




Figure 24.117 Example of A/D Converter Start Request Timing Operation

24.6 Operations Linked by the ELC

24.6.1 Event Signal Output to the ELC

GPTW is capable of operation linked with another module set in advance when its interrupt request signal is used as an event signal by the event link controller (ELC).

The event signal can be output regardless of the setting of the corresponding interrupt request enable bits except the A/D converter start request.

The A/D converter start request during up-counting/down-counting can be enabled/disabled individually with the A/D converter start request enable bit to output to the ELC.

The corresponding channels respectively have 10 event signals to the ELC in the GPTW, and they are shown below. A dead time error interrupt does not have a corresponding event signal.

- Generation of compare match A interrupt
- Generation of compare match B interrupt
- Generation of compare match C interrupt
- Generation of compare match D interrupt
- Generation of compare match E interrupt
- Generation of compare match F interrupt
- Generation of overflow interrupt
- Generation of underflow interrupt
- Generation of A/D converter start request A
- Generation of A/D converter start request B

24.6.2 GPTW Operations in Response to Receiving Event Signals from the ELC

The GPTW can perform the following operations by the signals for sources A to H which are output from the ELC. Each signal is provided to all channels. Select an event source for a desired operation by a relevant source select register in a channel.

- Operation of count start/count stop/counter clearing
- Operation of up-counting/down-counting
- Operation of input capture A and B

Refer to operation by hardware sources in section 24.3.1.1, Counter Operation for respective operations.

24.7 Noise Filter Function

Each pin for use in input capture to the GPTW is equipped with a noise filter. The noise filter samples input signals at the sampling clock and removes the pulses of which length is less than three sampling periods.

The noise filter functionality includes enabling and disabling of the noise filter for each pin and setting of the sampling clock for each channel.

Figure 24.118 shows the timing of noise filtering.




Figure 24.118 Timing of Noise Filtering

If noise filtering is enabled, input capture operation is performed on the edges of noise-filtered signal after a delay of $(\text{minimum sampling interval} \times 2 + \text{PCLKC})$ due to noise filtering for the input capture input.

24.8 Protection Function

24.8.1 Write-Protection for Registers

In order to avoid incorrect writing to registers, write access to registers can be enabled or disabled per channel by setting the GTWP.WP bit for the given channel.

The WP bits enable or disable writing to the registered are listed below.

GTSSR, GTPSR, GTCSR, GTUPSR, GTDNSR, GTICASR, GTICBSR, GTCR, GTUDDTYC, GTIOR, GTINTAD, GTST, GTBER, GTITC, GTCNT, GTCCRA, GTCCRB, GTCCRC, GTCCRD, GTCCRE, GTCCRF, GTPR, GTPBR, GTPDBR, GTADTRA, GTADTBRA, GTADTDBRA, GTADTRB, GTADTBRB, GTADTDBRB, GTDTCR, GTDVU, GTDVD, GTDBU, GTDBD, GTSOS, GTSOTR, GTADSMR, GTEITC, GTEITLI1, GTEITLI2, GTEITLB

Every bit in registers GTSTR, GTSTP, and GTCLR, which can update the corresponding registers in other channels and can be updated by any of the corresponding registers in other channels conversely, can be protected by setting the GTWP.STRWP, STWP, and CLRWP bits, respectively, per channel.

Likewise, writing to the GTSECSR and GTSECR registers, which can control all channels by writing to the GTSECSR and GTSECR registers of a given channel, can be enabled or disabled by the setting of the GTWP.CMNWP bit.

Protection by the GTWP register only targets writing operation by the CPU. Updating the register generated in related to the CPU writing is not protected.

24.8.2 Disabling of Buffer Operation

If the timing of buffer register write is too late for the buffer transfer timing, buffer operation can be suspended with setting the BD[0], BD[1], BD[2], and BD[3] bits in the GTBER register.

Specifically, buffer transfer can be temporarily disabled, even though a buffer transfer condition is generated during buffer register write, by setting the BD[0], BD[1], BD[2], and BD[3] bits to 1 (buffer operation disabled) before buffer register write, and setting the bits to 0 (buffer operation enabled) after completion of writing to all the buffer registers.

The BD[0], BD[1], BD[2], and BD[3] bits can be set on channel basis by writing directly to the GTBER register or can be set simultaneously by setting the GTSECR register for multiple channels which were set by the GTSECSR register.

Figure 24.119 shows an example of operation for disabling buffer operation, and Figure 24.120 shows an example of operation for simultaneously disabling buffer operation for multiple channels using channel 0 to 2.




Figure 24.119 Example of Operation for Disabling Buffer Operation (Triangle Waves, Double Buffer Operation, Buffer Transfer at Both Troughs and Crests)

24.8.2.1 Simultaneous Control of Buffer Operations of Multiple Channels

The GTBER.BD bit can be set by writing directly to the GTBER register per channel or by making settings in the GTSECR register for multiple channels that have already set in the GTSECSR register.

Follow the procedure below to simultaneously set the GTBER.BD bits of multiple channels.

(1) Select the channels for simultaneously setting of the GTSECSR register

Set the GTSECSR register so that the values at the bit positions for the corresponding channels for simultaneously setting of the GTBER.BD bits become 1. All GTSECSR registers can be updated by writing to the GTSECSR register of any channel.

(2) Simultaneously set the GTBER.BD bits by updating the GTSECR register

In the GTSECR register, set the operation of the GTBER.BD bits (enabling or disabling of buffer operation) which are to be simultaneously set. Writing to a GTSECR register from any channel updates the GTBER.BD bits in all channels corresponding to the bits set as 1 in the GTSECSR register, in accordance with the value of the GTSECR register. Figure 24.120 shows an example of simultaneously controlling the enabling or disabling of buffer operation for multiple channels.




Figure 24.120 Example of Multiple Channel Operation for Disabling Buffer Operation (Triangle Waves, Double Buffer Operation)

24.8.2.2 Repeated Double-Buffered Operation When Disabling GTCCR Buffer Transfer

When a GTBER.DBRTCE_m (m = A, B) bit is set to 1 in sawtooth-wave one-shot pulse mode or triangle-wave PWM mode 3, transfer from the intermediate buffer to the GTCCR_m (m = A, B) register is repeated on a cyclic basis even while buffer transfer is disabled by the setting of the GTBER.BD[0] bit or by the buffer transfer extended skipping function.

(1) In sawtooth-wave one-shot pulse mode

In sawtooth-wave one-shot pulse mode, the compare match value for the first half of a waveform is stored in temporary register x (x = C, E) as the intermediate buffer for the GTCCR_x (x = C, E) register and the compare match value for the second half of a waveform is stored in temporary register m (m = A, B) as the intermediate buffer for the GTCCR_y (y = D, F) register, respectively, for compare match values during repeated buffer operation, and the given values are alternately transferred to the GTCCR_m (m = A, B) registers.

Table 24.22 lists the types of buffer transfer of the GTCCR register during counting in sawtooth-wave one-shot pulse mode. While counting is stopped, the setting of the value in the temporary register is transferred through forcible buffer transfer.

In forcible buffer transfer, the values of the GTCCR_y (y = D, F) registers are transferred to temporary registers m (m = A, B), and the values of the GTCCR_x (x = C, E) are transferred to temporary registers x (x = C, E), when the setting of the corresponding GTBER.DBRTCE_m (m = A, B) bit is 1, respectively.

When the setting of the GTBER.DBRTCE_m (m = A, B) bit is 1, values written by the CPU to the GTCCR_m (m = A, B) registers are reflected as the values of temporary registers x (x = C, E).

Table 24.22 GTCCR Buffer Operation in Sawtooth-Wave One-Shot Pulse Mode

GTBER.DBRTCE _m	Buffer transfer	Timing of transfer				
		GTCCR _x ↓ GTCCR _m	GTCCR _x ↓ Temporary register x	Temporary register x ↓ GTCCR _m	GTCCR _y ↓ Temporary register m	Temporary register m ↓ GTCCR _m
		0	Transfer-enabled period	Overflow or underflow	No transfer	No transfer
	Transfer-disabled period	No transfer	No transfer	No transfer	No transfer	No transfer
1	Transfer-enabled period	Overflow or underflow	Overflow or underflow	No transfer	Overflow or underflow	GTCCR _m compare match
	Transfer-disabled period	No transfer	No transfer	Overflow or underflow	No transfer	GTCCR _m compare match

Figure 24.121 shows the operation of generating transfer-disabled period by extended buffer transfer skipping as an example of repeated double buffer operations when the GTCCR buffer transfer disabled in sawtooth-wave one-shot pulse mode.

Figure 24.122 shows the operation of generating transfer-disabled period by updating the GTBER.BD[0] bit as an example of repeated double-buffer operations when the GTCCR buffer transfer is disabled in sawtooth-wave one-shot pulse mode.




Figure 24.121 Example of Repeated Double-Buffer Operation When GTCCR Buffer Transfer is Disabled (Sawtooth-Wave One-Shot Pulse Mode, Using Extended Buffer Transfer Skipping, GTBER.BD[0] is Constantly 0)




Figure 24.122 Example of Repeated Double-Buffer Operation When GTCCR Buffer Transfer is Disabled (Sawtooth-Wave One-Shot Pulse Mode, Updating the GTBER.BD[0] Bit)

(2) In triangle-wave PWM mode 3

In triangle-wave PWM mode 3, the compare match value for the first half of a waveform is stored in the temporary register x ($x = C, E$) as the intermediate buffer for the GTCCR x ($x = C, E$) register and the compare match value for the second half of a waveform is stored in temporary register m ($m = A, B$) as the intermediate buffer for the GTCCR y ($y = D, F$) register, respectively, for compare match values during repeated buffer operation, and the given values are alternately transferred to the GTCCR m ($m = A, B$) register.

Table 26.23 lists the types of buffer transfer of the GTCCR register during counting operation in triangle-wave PWM mode 3.

While counting is stopped, the setting of the value in the temporary register is transferred through forcible buffer transfer. In forcible buffer transfer, the values of the GTCCR y ($y = D, F$) registers are transferred to temporary registers m ($m = A, B$), and the values of the GTCCR x ($x = C, E$) are transferred to temporary registers x ($x = C, E$), when the setting of the corresponding GTBER.DBRTEC m ($m = A, B$) bit is 1, respectively.

When the setting of the GTBER.DBRTEC m ($m = A, B$) bit is set to 1, values written by the CPU to the GTCCR m ($m = A, B$) registers are reflected as the values of temporary registers x ($x = C, E$).

Table 24.23 GTCCR Buffer Operation in Triangle-Wave PWM Mode 3

GTBER.DBRTEC m	Buffer transfer	Timing of transfer				
		GTCCR x ↓ GTCCR m	GTCCR x ↓ Temporary register x	Temporary register x ↓ GTCCR m	GTCCR y ↓ Temporary register m	Temporary register m ↓ GTCCR m
0	Transfer-enabled period	Trough	No transfer	No transfer	Trough	Crest
	Transfer-disabled period	No transfer	No transfer	No transfer	No transfer	No transfer
1	Transfer-enabled period	Trough	Trough	No transfer	Trough	Crest
	Transfer-disabled period	No transfer	No transfer	Trough	No transfer	Crest

Figure 24.123 shows the operation of generating transfer-disabled period by extended buffer transfer skipping as an example of repeated double buffer operations when the GTCCR buffer transfer disabled in triangle-wave PWM mode 3. Figure 24.124 shows the operation of generating transfer-disabled period by updating the GTBER.BD[0] bit as an example of repeated double-buffer operations when the GTCCR buffer transfer is disabled in triangle-wave PWM mode 3.




Figure 24.123 Example of Repeated Double-Buffer Operation When GTCCR Buffer Transfer is Disabled (Triangle-Wave PWM Mode 3, Using Extended Buffer Transfer Skipping, GTBER.BD[0] is Constantly 0)




Figure 24.124 Example of Repeated Double-Buffer Operation When GTCCR Buffer Transfer is Disabled (Triangle-Wave PWM Mode 3, Updating the GTBER.BD[0] Bit)

24.8.3 GTIOCnm Pin Output Negate Control (n = 0 to 9; m = A, B)

For protection from system failure, the output negate control which changes the GTIOCnm pin output forcibly by the output stop request from the POEG is provided.

Output protection is required when a dead-time error or the same output level being on the GTIOCnA and GTIOCnB pins is detected. At that time, the detection of disabling of output is output to the group of the POEG set in the GTINTAD.GRP[1:0] bits based on the setting of the output disable detection enable bits, i.e. the GRPDTE, GRPABH, and GRPABL bits in the GTINTAD register. The POEG takes the logical OR of detection of the types described above and other forms of detection of the disabling of output, and outputs requests for the disabling of output to the GPTW. By setting the GTINTAD.GRP[1:0] bits, one output stop request can be selected out of four output stop requests which are input from the POEG as output stop request signal common in the GTIOCnA and GTIOCnB pins. Selected output stop request can be checked by reading the GTST.ODF flag.

The states of outputs at the time of control for their negation can be set with the GTIOR.OADF[1:0] bits for the GTIOCnA pin and with the GTIOR.OBDF[1:0] bits for the GTIOCnB pin.

Transition to the output negate condition by generating the output stop request from the POEG is performed asynchronously, while a release from the output negate condition by making the output stop request no longer satisfied is performed at the end of the cycle. It is after 3 PCLKC at shortest when the output negate condition is released after the output stop request becomes no longer satisfied. To reliably control output negation, clear the flag of POEG for which the condition for the request to disable the output is no longer satisfied after 4 cycles of PCLKC.

To release the output stop condition during event count operation or without waiting the end of the cycle, set the OADF[1:0] bits to 00b for the GTIOCnA pin, and set the OBDF[1:0] bits to 00b for the GTIOCnB pin.

Figure 24.125 shows the output negate control operation for the GTIOCnm pin output.




Figure 24.125 Example of Operation for GTIOCnm Pin Output Negate Control (Sawtooth-Wave Up-Counting, Buffer Operation, Active Level: High Output at GTCCRA Register Compare Match, Low Output at the End of the Cycle) and Low Output at Output Negate) (n = 0 to 9; m = A, B)

24.8.4 Output Protection Function for GTIOCnm Pin Output (n = 0 to 9; m = A, B)

To prepare for a case when an incorrect value (0000 0000h or a value greater than or equal to the GTPR register value) is set in the GTCCRA register, the output protection function for the GTIOCnm pin output (disabling function) is activated when the automatic dead time is set (GTDTCR.TDE bit = 1) in triangle-wave PWM mode.

The status of the output protection function can be read from the GTSOS.SOS[1:0] bits.

Figure 24.126 shows the output protection function state transition.




Figure 24.126 Output Protection Function

(1) Output Protection Function when the GTCCRA Register is Set to 0000 0000h during Buffer Transfer

Figure 24.127 and Figure 24.128 show examples of output protection function operation when the GTCCRA register is set to 0000 0000h during buffer transfer at troughs, and Figure 24.129 and Figure 24.130 show examples when the GTCCRA register is set to 0000 0000h during buffer transfer at crests.




Figure 24.127 Example of Output Protection Function Operation When the GTCCRA Register is Set to 0000 0000h during Buffer Transfer at Troughs (Restored to $0 < GTCCRA \text{ Register} < GTPR \text{ Register}$ during Buffer Transfer at Troughs, Active Level: Low) (n = 0 to 9)




Figure 24.128 Example of Output Protection Function Operation When the GTCCRA Register is Set to 0000 0000h during Buffer Transfer at Troughs (Restored to 0 < GTCCRA Register < GTPR Register during Buffer Transfer at Crests, Active Level: Low) (n = 0 to 9)




Figure 24.129 Example of Output Protection Function Operation When the GTCCRA Register is Set to 0000 0000h during Buffer Transfer at Crests (Restored to 0 < GTCCRA Register < GTPR Register during Buffer Transfer at Troughs, Active Level: Low) (n = 0 to 9)




Figure 24.130 Example of Output Protection Function Operation When the GTCCRA Register is Set to 0000 0000h during Buffer Transfer at Crests (Restored to $0 < GTCCRA \text{ Register} < GTPR \text{ Register}$ during Buffer Transfer at Crests, Active Level: Low) ($n = 0$ to 9)

(2) Output Protection Function when GTCCRA Register \geq GTPR Register is Set during Buffer Transfer at Troughs

Figure 24.131 and Figure 24.132 show examples of output protection function operation when GTCCRA register \geq GTPR register is set during buffer transfer at troughs.




Figure 24.131 Example of Output Protection Function Operation When GTCCRA Register \geq GTPR Register is set during Buffer Transfer at Troughs (Restored to $0 < GTCCRA \text{ Register} < GTPR \text{ Register}$ during Buffer Transfer at Troughs, Active Level: Low) ($n = 0$ to 9)




Figure 24.132 Example of Output Protection Function Operation When GTCCRA Register \geq GTPR Register is Set during Buffer Transfer at Troughs (Restored to $0 < GTCCRA \text{ Register} < GTPR \text{ Register}$ during Buffer Transfer at Crests, Active Level: Low) (n = 0 to 9)

(3) Output Protection Function when GTCCRA Register \geq GTPR Register is Set during Buffer Transfer at Crests

Figure 24.133 and Figure 24.134 show examples of output protection function operation when GTCCRA register \geq GTPR register is set during buffer transfer at crests.




Figure 24.133 Example of Output Protection Function Operation When GTCCRA Register \geq GTPR Register is Set during Buffer Transfer at Crests (Restored to $0 < GTCCRA \text{ Register} < GTPR \text{ Register}$ during Buffer Transfer at Crests, Active Level: Low) (n = 0 to 9)




Figure 24.134 Example of Output Protection Function Operation When GTCCRA Register \geq GTPR Register is Set during Buffer Transfer at Crests (Restored to $0 < GTCCRA \text{ Register} < GTPR \text{ Register}$ during Buffer Transfer at Troughs, Active Level: Low) (n = 0 to 9)

(4) Restricted Specification of Output Protection Function

Even if an incorrect value (0000 0000h or a value greater than or equal to the GTPR register value) is set in the GTCCRA register during count operation, the output protection functions in a specific way such that one of the positive- and negative-phase outputs becomes non-active. However, the output protection does not operate normally.

- When the GTCCRA register value at the start of count operation is greater than 0000 0000h, and less than the setting value of the GTPR register

(5) Temporary Release of Output Protection Function

When the $GTSOS.SOS[1:0] \text{ bits} = 10b$ (protected state in which $GTCCRA \text{ register} \geq GTPR \text{ register}$ has occurred during transfer at trough), the protected state of the GTIOcNB pin output can be temporarily released by setting the $GTSOTR.SOTR$ bit to 1. The $SOS[1:0] \text{ bits}$ retain 10b even if the output protection function is released.

When the SOTR bit is set to 0, the GTIOcNB pin output protection can be restarted.

Figure 24.135 shows an example of the operation of temporary release of output protection when the setting of the $GTCCRA \text{ register} \geq GTPR \text{ register}$ during buffer transfer at troughs.




Figure 24.135 Example of the Operation of Temporary Release of Output Protection When the Setting of the GTCRA Register \geq GTPR Register during Buffer Transfer at Troughs (Restored to $0 < GTCRA \text{ Register} < GTPR \text{ Register}$ during Buffer Transfer at Troughs, Active Level: Low) ($n = 0$ to 9)

24.9 Initialization Method of Output Pins

24.9.1 Pin Settings after Reset

The GPTW registers are initialized at a reset. Initialize the GPTW for output to the external pins by making the port mode settings and setting the OAE and OBE bits in the GTIOR register, and then start the counter counting.




Figure 24.136 Example of Pin Settings after Reset (n = 0 to 9)

24.9.2 Pin Initialization Due to Error during Operation

If an error occurs during GPTW operation, the following four types of pin processing can be performed before pin initialization.

- (1) Set OAHLD and OBHLD bits in the GTIOR register to 1 and retain the outputs at count stop.
- (2) Set OAHLD and OBHLD bits to 0, specify arbitrary output values at OADFLT and OBDFLT bits in the GTIOR register, and output the arbitrary values at count stop.
- (3) Set the pin to output an arbitrary value as a general output port by setting the PDR, PODR, and PMR registers of the I/O port in advance. Set the OAE and OBE bits in the GTIOR register to 0 and the control bit in PMR register that corresponds to the pin to 0 to allow the arbitrary values to be output from the pin set as a general output port when an error occurs.
- (4) Drive the output to a high impedance state using the POEG function.

When automatic dead time setting has been made, set the GTDTCR.TDE bit to 0 once after counting is stopped.

When counting is stopped, only the values of registers that are changed by a GPTW external source will change. If counting is resumed, operation will carry on from where it was stopped.

If counting was stopped, registers should be initialized before counting is started.

24.10 Usage Notes

24.10.1 Module Stop Function Setting

Operation of the GPTW can be disabled or enabled by the module stop control register. The initial setting is for operation of the GPTW to be halted. Register access is enabled by clearing module stop state. For details, see section 11, Low Power Consumption.

24.10.2 Settings of the GTCCRm Register during Compare Match Operation (m = A to F)

(1) When Automatic Dead Time Setting has been Made in Triangle-Wave PWM Mode

The GTCCRA register should satisfy the following conditions:

- GTCCRA register > GTDVU register,
- GTCCRA register > GTDVD register, and
- GTCCRA register < GTPR register.

When the GTCCRA register is set to 0000 0000h or a value greater than or equal to the GTPR register value during count operation, the output protection function is activated.

However, if the following conditions are not satisfied, the output protection does not operate normally.

- When the GTCCRA register value at the start of count operation is 0000 0001h or greater, and less than the setting value of the GTPR register

For details, refer to section 24.8.4, Output Protection Function for GTIOCnm Pin Output (n = 0 to 9; m = A, B).

(2) When Automatic Dead Time Setting has not been Made in Triangle-Wave PWM Mode

Set a value greater than 0000 0000h, and less than the setting value of the GTPR register in the GTCCRA register. When 0000 0000h or the same value as that of the GTPR register is set in the GTCCRA register, compare match is generated in one cycle only when [GTCCRA register = 0000 0000h] or [GTCCRA register = GTPR register] is met. Furthermore, a value exceeding the setting value of the GTPR register is set in the GTCCRA register, compare match does not occur.

Similarly, set a value greater than 0000 0000h, and less than the setting value of the GTPR register in the GTCCRB register. When 0000 0000h or the same value as that of the GTPR register is set in the GTCCRB register, compare match is generated in one cycle only when [GTCCRB register = 0000 0000h] or [GTCCRB register = GTPR register] is met. Furthermore, a value exceeding the setting value of the GTPR register is set in the GTCCRB register, compare match does not occur.

(3) When Automatic Dead Time Setting has been Made in Sawtooth-Wave One-Shot Pulse Mode

The GTCCRC and GTCCRD registers should be set to satisfy the following restrictions. If the restrictions are not satisfied, correct output waveforms with secured dead time may not be obtained.

- In up-counting:
 - GTCCRC register < GTCCRD register
 - GTCCRC register > GTDVU register
 - GTCCRD register < GTPR register – GTDVD register
- In down-counting:
 - GTCCRC register > GTCCRD register
 - GTCCRC register < GTPR register – GTDVU register
 - GTCCRD register > GTDVD register

(4) When Automatic Dead Time Setting has not been Made in Sawtooth-Wave One-Shot Pulse Mode

The GTCCRC and GTCCRD registers should be set to satisfy the following restrictions. If the restrictions are not satisfied, two compare matches do not occur and pulse output cannot be performed.

- In up-counting: $0 < \text{GTCCRC register} < \text{GTCCRD register} < \text{GTPR register}$
- In down-counting: $\text{GTPR register} > \text{GTCCRC register} > \text{GTCCRD register} > 0$

Similarly, GTCCRE and GTCCRF registers should be set to satisfy the following restrictions. If the restrictions are not satisfied, two compare matches do not occur and pulse output cannot be performed.

- In up-counting: $0 < \text{GTCCRE register} < \text{GTCCRF register} < \text{GTPR register}$
- In down-counting: $\text{GTPR register} > \text{GTCCRE register} > \text{GTCCRF register} > 0$

(5) In Sawtooth-Wave PWM Mode

The GTCCRA register should be set with the range of $0000\ 0000\text{h} < \text{GTCCRA register} < \text{GTPR register}$. If $\text{GTCCRA register} = 0000\ 0000\text{h}$ or $\text{GTCCRA register} = \text{GTPR register}$ is set, a compare match occurs within the cycle only when $\text{GTCCRA register} = 0000\ 0000\text{h}$ or $\text{GTCCRA register} = \text{GTPR register}$ is satisfied. If $\text{GTCCRA register} > \text{GTPR register}$ is set, no compare match occurs.

Similarly, GTCCRB register should be set with the range of $0000\ 0000\text{h} < \text{GTCCRB register} < \text{GTPR register}$. If $\text{GTCCRB register} = 0000\ 0000\text{h}$ or $\text{GTCCRB register} = \text{GTPR register}$ is set, a compare match occurs within the cycle only when $\text{GTCCRB register} = 0000\ 0000\text{h}$ or $\text{GTCCRB register} = \text{GTPR register}$ is satisfied. If $\text{GTCCRB register} > \text{GTPR register}$ is set, no compare match occurs.

24.10.3 Setting Range of the GTCNT Counter

Set the range of the GTCNT counter within the range of $0 \leq \text{GTCNT counter} \leq \text{GTPR register}$.

24.10.4 The GTCNT Counter Start/Stop

The GTCNT counter start/stop control by the GTCR.CST bit is synchronized with the count clock selected by the GTCR.TPCS[3:0] bits. Since the GTCNT counter starts or stops after one count clock cycle selected by the TPCS[3:0] bits following the CST bit updating, events until the GTCNT counter actually starts are ignored, where events may be accepted and the interrupt may be generated after the CST bit becomes 0.

24.10.5 Order of Priority in Events

(1) GTCNT Counter

Order of priority in events to update the GTCNT counter is shown below.

Table 24.24 Order of Priority in Updating GTCNT Counter

The GTCNT counter updating source	Order of priority
CPU writing (GTCNT counter writing/GTCLR register writing)	High
Clearing by a hardware source set by the GTCSR register	↑
Up-counting/down-counting by a hardware source set by the GTUPSR and GTDNSR registers	
Count operation	Low

In case of contention between up-counting by the GTUPSR register and down-counting by the GTDNSR register, the counter value is not updated.

When updating of the GTCNT counter conflicts with reading by the CPU, the value before updating is reflected.

(2) The GTCR.CST Bit

In case that start/stop by a hardware source set by the GTSSR and GTPSR registers conflicts with the CPU writing (GTCR register writing/GTSTR register writing /GTSTP register writing), the CPU writing takes priority.

In case of contention between start by a hardware source set by the GTSSR register and stop by a hardware source set by the GTPSR register, the state of the CST bit does not change.

In case of contention between the CST bit updating and the CPU reading (GTCR register reading/GTSTR register reading /GTSTP register reading), data before updating is read.

(3) GTCCRm Register (m = A to F)

In case of contention between the GTCCRm register writing and an input capture/buffer transfer, an input capture/buffer transfer takes priority over the GTCCRm register writing.

In case that an input capture conflicts with the CPU writing or the counter updating by a hardware source, the counter value before updating is captured.

In case of contention between the GTCCRm register updating and the CPU reading, data before updating is read.

(4) GTPR Register

In case of contention between a buffer transfer and the GTPR register writing, the GTPR register writing takes priority over a buffer transfer.

In case of contention between the GTPR register updating and the CPU reading, data before updating is read.

(5) GTADTRm Register (m = A, B)

In case of contention between a buffer transfer and the GTADTRm register writing, the GTADTRm register writing takes priority over a buffer transfer.

In case of contention between the GTADTRm register updating and the CPU reading, data before updating is read.

(6) GTDVM Register (m = U, D)

In case of contention between a buffer transfer and the GTDVM register writing, the GTDVM register writing takes priority over a buffer transfer.

In case of contention between the GTDVM register updating and the CPU reading, data before updating is read.

25. High Resolution PWM Waveform Generation Circuit (HRPWM)

25.1 Overview

This MCU has a high resolution PWM waveform generation circuit (HRPWM) which finely adjusts a PWM waveform generated by GPTW0 to GPTW3 with a resolution of at least around 195 ps. Using the HRPWM, a digital power supply control with high conversion efficiency can be realized. Table 25.1 lists the specifications of the HRPWM, Figure 25.1 shows a block diagram, and Table 25.2 lists the I/O pins.

Table 25.1 Specifications of the HRPWM

Item	Description
Function	<ul style="list-style-type: none"> A maximum of four channels of complementary PWM waveforms are finely adjusted at high resolution. Using a delay locked loop (DLL) circuit, a high resolution of 1/32 times of a PCLKC period (minimum of around 195 ps). Timing for rising and falling of the PWM waveform can be adjusted individually.*1 A waveform generated by the GPTW can be output directly by bypassing the HRPWM.
Operating frequency (f(PCLKC))	80 to 160 MHz

Note 1. Adjustment of timing for rising and falling of PWM signals which are output from the GPTW0 to GPTW3 is realized by a delay of a resolution of 1/32 times of a PCLKC period.




Figure 25.1 Block Diagram of the HRPWM

Table 25.2 I/O Pins of the HRPWM

Pin Name	I/O	Function
GTIOC0A	Output	High resolution output of a PWM waveform generated by the GPTW0
GTIOC0B	Output	High resolution output of a PWM waveform generated by the GPTW0
GTIOC1A	Output	High resolution output of a PWM waveform generated by the GPTW1
GTIOC1B	Output	High resolution output of a PWM waveform generated by the GPTW1
GTIOC2A	Output	High resolution output of a PWM waveform generated by the GPTW2
GTIOC2B	Output	High resolution output of a PWM waveform generated by the GPTW2
GTIOC3A	Output	High resolution output of a PWM waveform generated by the GPTW3
GTIOC3B	Output	High resolution output of a PWM waveform generated by the GPTW3

25.2 Register Descriptions

25.2.1 HRPWM Operation Control Register (HROCR)

Address(es): HRPWM.HROCR 000C 2A00h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	HRRST	DLLLEN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DLLLEN	DLL Operation Enable	0: DLL operation is disabled 1: DLL operation is enabled	R/W
b1	HRRST	High Resolution PWM Waveform Generation Circuit Reset	0: Release from reset 1: Reset	R/W
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register controls the operation of the entire HRPWM module. The register can be written when the register write disable bit in the GPTW write-protection register is enabled (GPTW0.GTWP.WP = 0).

DLLLEN Bit (DLL Operation Enable)

This bit selects whether the internal DLL in the HRPWM is activated or not. After activation, wait for 20 μ s until the output of the DLL becomes stable.

HRRST Bit (High Resolution PWM Waveform Generation Circuit Reset)

This bit resets the internal state of the HRPWM. After releasing from reset, wait for 12 cycles of PCLKC. When resetting during operation, the PWM output is fixed to low after five cycles of PCLKC.

25.2.2 HRPWM Operation Control Register 2 (HROCR2)

Address(es): HRPWM.HROCR2 000C 2A02h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	HRDIS ₃	HRDIS ₂	HRDIS ₁	HRDIS ₀	—	—	—	—	HRSEL ₃	HRSEL ₂	HRSEL ₁	HRSEL ₀
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	HRSEL0	Channel 0 High Resolution PWM Waveform Output Select	0: Output an original PWM waveform generated by the GPTW0 from the GTIOC0A and GTIOC0B pins 1: Output a high resolution PWM waveform from the GTIOC0A and GTIOC0B pins	R/W
b1	HRSEL1	Channel 1 High Resolution PWM Waveform Output Select	0: Output an original PWM waveform generated by the GPTW1 from the GTIOC1A and GTIOC1B pins 1: Output a high resolution PWM waveform from the GTIOC1A and GTIOC1B pins	R/W
b2	HRSEL2	Channel 2 High Resolution PWM Waveform Output Select	0: Output an original PWM waveform generated by the GPTW2 from the GTIOC2A and GTIOC2B pins 1: Output a high resolution PWM waveform from the GTIOC2A and GTIOC2B pins	R/W
b3	HRSEL3	Channel 3 High Resolution PWM Waveform Output Select	0: Output an original PWM waveform generated by the GPTW3 from the GTIOC3A and GTIOC3B pins 1: Output a high resolution PWM waveform from the GTIOC3A and GTIOC3B pins	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	HRDIS0	Channel 0 Rising and Falling Edge Adjustment Circuit Disable	0: Enable operation of Channel 0 rising and falling edge adjustment circuit 1: Disable operation of Channel 0 rising and falling edge adjustment circuit	R/W
b9	HRDIS1	Channel 1 Rising and Falling Edge Adjustment Circuit Disable	0: Enable operation of Channel 1 rising and falling edge adjustment circuit 1: Disable operation of Channel 1 rising and falling edge adjustment circuit	R/W
b10	HRDIS2	Channel 2 Rising and Falling Edge Adjustment Circuit Disable	0: Enable operation of Channel 2 rising and falling edge adjustment circuit 1: Disable operation of Channel 2 rising and falling edge adjustment circuit	R/W
b11	HRDIS3	Channel 3 Rising and Falling Edge Adjustment Circuit Disable	0: Enable operation of Channel 3 rising and falling edge adjustment circuit 1: Disable operation of Channel 3 rising and falling edge adjustment circuit	R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register controls the HRPWM module by channel. The register can be written when the register write disable bit in the GPTW write-protection register is enabled (GPTW0.GTWP.WP = 0).

HRSEL_n Bit (Channel n High Resolution PWM Waveform Output Select) (n = 0 to 3)

This bit allows to select whether to output a waveform generated by the HRPWM from the GTIOC_nA and GTIOC_nB pins (n = 0 to 3) or to output an original waveform of the GPTW by bypassing the circuit.

The PWM waveform generated by the HRPWM is output with a delay of three full cycles of PCLKC from the output when the circuit is bypassed, even if the setting for the amount of delay is 0.


HRDIS_n Bit (Channel n Rising and Falling Edge Adjustment Circuit Disable) (n = 0 to 3)

This bit enables/disables the operation of the rising and falling edge adjustment circuit by relevant channel in the GPTW.

Set this bit to 1 for a channel which will not be used.

25.2.3 GTIOCnA Pin Rising Edge Adjustment Register (HRREARnA) (n = 0 to 3)

Address(es): HRPWM.HRREAR0A 000C 2A18h, HRPWM.HRREAR1A 000C 2A1Ch, HRPWM.HRREAR2A 000C 2A20h,
HRPWM.HRREAR3A 000C 2A24h




Bit	Symbol	Bit Name	Description	R/W
b4 to b0	DLY[4:0]	Amount of Delay Select	b4 b0 0 0 0 0: Apply delay of 0/32 times PCLKC period 0 0 0 1: Apply delay of 1/32 times PCLKC period 0 0 1 0: Apply delay of 2/32 times PCLKC period 0 0 1 1: Apply delay of 3/32 times PCLKC period 0 1 0 0: Apply delay of 4/32 times PCLKC period 0 1 0 1: Apply delay of 5/32 times PCLKC period 0 1 1 0: Apply delay of 6/32 times PCLKC period 0 1 1 1: Apply delay of 7/32 times PCLKC period 1 0 0 0: Apply delay of 8/32 times PCLKC period 1 0 0 1: Apply delay of 9/32 times PCLKC period 1 0 1 0: Apply delay of 10/32 times PCLKC period 1 0 1 1: Apply delay of 11/32 times PCLKC period 1 1 0 0: Apply delay of 12/32 times PCLKC period 1 1 0 1: Apply delay of 13/32 times PCLKC period 1 1 1 0: Apply delay of 14/32 times PCLKC period 1 1 1 1: Apply delay of 15/32 times PCLKC period 1 0 0 0: Apply delay of 16/32 times PCLKC period 1 0 0 1: Apply delay of 17/32 times PCLKC period 1 0 1 0: Apply delay of 18/32 times PCLKC period 1 0 1 1: Apply delay of 19/32 times PCLKC period 1 1 0 0: Apply delay of 20/32 times PCLKC period 1 1 0 1: Apply delay of 21/32 times PCLKC period 1 1 1 0: Apply delay of 22/32 times PCLKC period 1 1 1 1: Apply delay of 23/32 times PCLKC period 1 1 0 0: Apply delay of 24/32 times PCLKC period 1 1 0 1: Apply delay of 25/32 times PCLKC period 1 1 1 0: Apply delay of 26/32 times PCLKC period 1 1 1 1: Apply delay of 27/32 times PCLKC period 1 1 0 0: Apply delay of 28/32 times PCLKC period 1 1 1 0: Apply delay of 29/32 times PCLKC period 1 1 1 1: Apply delay of 30/32 times PCLKC period 1 1 1 1: Apply delay of 31/32 times PCLKC period	R/W
b15 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register specifies the amount of delay to apply to rising edge of a PWM waveform output from the GTIOCnA pin. For the transfer timing of register settings, refer to section 25.3.2, Transfer Timing of HRREARnA, HRREARnB, HRFEARnA, and HRFEARnB Register Settings (n = 0 to 3).

This register can be written when the register write disable bit in the GPTW write-protection register is enabled (GPTWn.GTWP.WP = 0).

25.2.4 GTIOCnA Pin Falling Edge Adjustment Register (HRFEARnA) (n = 0 to 3)

Address(es): HRPWM.HRFEAR0A 000C 2A28h, HRPWM.HRFEAR1A 000C 2A2Ch, HRPWM.HRFEAR2A 000C 2A30h, HRPWM.HRFEAR3A 000C 2A34h




Bit	Symbol	Bit Name	Description	R/W
b4 to b0	DLY[4:0]	Amount of Delay Select	b4 b0 0 0 0 0: Apply delay of 0/32 times PCLKC period 0 0 0 1: Apply delay of 1/32 times PCLKC period 0 0 0 1 0: Apply delay of 2/32 times PCLKC period 0 0 0 1 1: Apply delay of 3/32 times PCLKC period 0 0 1 0 0: Apply delay of 4/32 times PCLKC period 0 0 1 0 1: Apply delay of 5/32 times PCLKC period 0 0 1 1 0: Apply delay of 6/32 times PCLKC period 0 0 1 1 1: Apply delay of 7/32 times PCLKC period 0 1 0 0 0: Apply delay of 8/32 times PCLKC period 0 1 0 0 1: Apply delay of 9/32 times PCLKC period 0 1 0 1 0: Apply delay of 10/32 times PCLKC period 0 1 0 1 1: Apply delay of 11/32 times PCLKC period 0 1 1 0 0: Apply delay of 12/32 times PCLKC period 0 1 1 0 1: Apply delay of 13/32 times PCLKC period 0 1 1 1 0: Apply delay of 14/32 times PCLKC period 0 1 1 1 1: Apply delay of 15/32 times PCLKC period 1 0 0 0 0: Apply delay of 16/32 times PCLKC period 1 0 0 0 1: Apply delay of 17/32 times PCLKC period 1 0 0 1 0: Apply delay of 18/32 times PCLKC period 1 0 0 1 1: Apply delay of 19/32 times PCLKC period 1 0 1 0 0: Apply delay of 20/32 times PCLKC period 1 0 1 0 1: Apply delay of 21/32 times PCLKC period 1 0 1 1 0: Apply delay of 22/32 times PCLKC period 1 0 1 1 1: Apply delay of 23/32 times PCLKC period 1 1 0 0 0: Apply delay of 24/32 times PCLKC period 1 1 0 0 1: Apply delay of 25/32 times PCLKC period 1 1 0 1 0: Apply delay of 26/32 times PCLKC period 1 1 0 1 1: Apply delay of 27/32 times PCLKC period 1 1 1 0 0: Apply delay of 28/32 times PCLKC period 1 1 1 0 1: Apply delay of 29/32 times PCLKC period 1 1 1 1 0: Apply delay of 30/32 times PCLKC period 1 1 1 1 1: Apply delay of 31/32 times PCLKC period	R/W
b15 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register specifies the amount of delay to apply to falling edge of a PWM waveform output from the GTIOCnA pin. For the transfer timing of register settings, refer to section 25.3.2, Transfer Timing of HRREARnA, HRREARnB, HRFEARnA, and HRFEARnB Register Settings (n = 0 to 3).

This register can be written when the register write disable bit in the GPTW write-protection register is enabled (GPTWn.GTWP.WP = 0).

25.2.5 GTIOCnB Pin Rising Edge Adjustment Register (HRREARnB) (n = 0 to 3)

Address(es): HRPWM.HRREAR0B 000C 2A1Ah, HRPWM.HRREAR1B 000C 2A1Eh, HRPWM.HRREAR2B 000C 2A22h, HRPWM.HRREAR3B 000C 2A26h




Bit	Symbol	Bit Name	Description	R/W
b4 to b0	DLY[4:0]	Amount of Delay Select	b4 b0 0 0 0 0: Apply delay of 0/32 times PCLKC period 0 0 0 1: Apply delay of 1/32 times PCLKC period 0 0 0 1 0: Apply delay of 2/32 times PCLKC period 0 0 0 1 1: Apply delay of 3/32 times PCLKC period 0 0 1 0 0: Apply delay of 4/32 times PCLKC period 0 0 1 0 1: Apply delay of 5/32 times PCLKC period 0 0 1 1 0: Apply delay of 6/32 times PCLKC period 0 0 1 1 1: Apply delay of 7/32 times PCLKC period 0 1 0 0 0: Apply delay of 8/32 times PCLKC period 0 1 0 0 1: Apply delay of 9/32 times PCLKC period 0 1 0 1 0: Apply delay of 10/32 times PCLKC period 0 1 0 1 1: Apply delay of 11/32 times PCLKC period 0 1 1 0 0: Apply delay of 12/32 times PCLKC period 0 1 1 0 1: Apply delay of 13/32 times PCLKC period 0 1 1 1 0: Apply delay of 14/32 times PCLKC period 0 1 1 1 1: Apply delay of 15/32 times PCLKC period 1 0 0 0 0: Apply delay of 16/32 times PCLKC period 1 0 0 0 1: Apply delay of 17/32 times PCLKC period 1 0 0 1 0: Apply delay of 18/32 times PCLKC period 1 0 0 1 1: Apply delay of 19/32 times PCLKC period 1 0 1 0 0: Apply delay of 20/32 times PCLKC period 1 0 1 0 1: Apply delay of 21/32 times PCLKC period 1 0 1 1 0: Apply delay of 22/32 times PCLKC period 1 0 1 1 1: Apply delay of 23/32 times PCLKC period 1 1 0 0 0: Apply delay of 24/32 times PCLKC period 1 1 0 0 1: Apply delay of 25/32 times PCLKC period 1 1 0 1 0: Apply delay of 26/32 times PCLKC period 1 1 0 1 1: Apply delay of 27/32 times PCLKC period 1 1 1 0 0: Apply delay of 28/32 times PCLKC period 1 1 1 0 1: Apply delay of 29/32 times PCLKC period 1 1 1 1 0: Apply delay of 30/32 times PCLKC period 1 1 1 1 1: Apply delay of 31/32 times PCLKC period	R/W
b15 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register specifies the amount of delay to apply to rising edge of a PWM waveform output from the GTIOCnB pin. For the transfer timing of register settings, refer to section 25.3.2, Transfer Timing of HRREARnA, HRREARnB, HRFEARnA, and HRFEARnB Register Settings (n = 0 to 3).

This register can be written when the register write disable bit in the GPTW write-protection register is enabled (GPTWn.GTWP.WP = 0).

25.2.6 GTIOCnB Pin Falling Edge Adjustment Register (HRFEARnB) (n = 0 to 3)

Address(es): HRPWM.HRFEAR0B 000C 2A2Ah, HRPWM.HRFEAR1B 000C 2A2Eh, HRPWM.HRFEAR2B 000C 2A32h, HRPWM.HRFEAR3B 000C 2A36h



Bit	Symbol	Bit Name	Description	R/W
b4 to b0	DLY[4:0]	Amount of Delay Select	b4 b0 0 0 0 0: Apply delay of 0/32 times PCLKC period 0 0 0 1: Apply delay of 1/32 times PCLKC period 0 0 0 1 0: Apply delay of 2/32 times PCLKC period 0 0 0 1 1: Apply delay of 3/32 times PCLKC period 0 0 1 0 0: Apply delay of 4/32 times PCLKC period 0 0 1 0 1: Apply delay of 5/32 times PCLKC period 0 0 1 1 0: Apply delay of 6/32 times PCLKC period 0 0 1 1 1: Apply delay of 7/32 times PCLKC period 0 1 0 0 0: Apply delay of 8/32 times PCLKC period 0 1 0 0 1: Apply delay of 9/32 times PCLKC period 0 1 0 1 0: Apply delay of 10/32 times PCLKC period 0 1 0 1 1: Apply delay of 11/32 times PCLKC period 0 1 1 0 0: Apply delay of 12/32 times PCLKC period 0 1 1 0 1: Apply delay of 13/32 times PCLKC period 0 1 1 1 0: Apply delay of 14/32 times PCLKC period 0 1 1 1 1: Apply delay of 15/32 times PCLKC period 1 0 0 0 0: Apply delay of 16/32 times PCLKC period 1 0 0 0 1: Apply delay of 17/32 times PCLKC period 1 0 0 1 0: Apply delay of 18/32 times PCLKC period 1 0 0 1 1: Apply delay of 19/32 times PCLKC period 1 0 1 0 0: Apply delay of 20/32 times PCLKC period 1 0 1 0 1: Apply delay of 21/32 times PCLKC period 1 0 1 1 0: Apply delay of 22/32 times PCLKC period 1 0 1 1 1: Apply delay of 23/32 times PCLKC period 1 1 0 0 0: Apply delay of 24/32 times PCLKC period 1 1 0 0 1: Apply delay of 25/32 times PCLKC period 1 1 0 1 0: Apply delay of 26/32 times PCLKC period 1 1 0 1 1: Apply delay of 27/32 times PCLKC period 1 1 1 0 0: Apply delay of 28/32 times PCLKC period 1 1 1 0 1: Apply delay of 29/32 times PCLKC period 1 1 1 1 0: Apply delay of 30/32 times PCLKC period 1 1 1 1 1: Apply delay of 31/32 times PCLKC period	R/W
b15 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register specifies the amount of delay to apply to falling edge of a PWM waveform output from the GTIOCnB pin. For the transfer timing of register settings, refer to section 25.3.2, Transfer Timing of HRREARnA, HRREARnB, HRFEARnA, and HRFEARnB Register Settings (n = 0 to 3).

This register can be written when the register write disable bit in the GPTW write-protection register is enabled (GPTWn.GTWP.WP = 0).

25.3 Operation

25.3.1 Adjustment to the Timing of Rising and Falling Edges in PWM Waveforms

The HRPWM delays timing for rising and falling of the PWM signals which are output from the GPTW with a resolution of 1/32 times (at least around 195 ps) of a PCLKC period ($t_C(\text{PCLKC})$) based on the delay locked loop (DLL) operating with PCLKC as a reference clock. The PWM signal which was delayed is output from the GTIOCnA and GTIOCnB pins ($n = 0$ to 3).

The amount of delay can be adjusted within a range of 0/32 to 31/32 of $t_C(\text{PCLKC})$. The amount of delay out of this range cannot be specified. When setting the amount of delay with the value out of such range, change the setting in the general PWM timer compare capture register m (GTCCRm) in the GPTW.

The HRPWM is required to set the HROCR.DLLEN bit to 1 before operation and wait for stabilization time as it has the DLL. In addition, wait for 12 cycles of PCLKC after setting the HROCR.HRRST bit to 0 in order to output the reliable PWM waveform. Refer to Figure 25.2 for the detailed procedures.

Specify the amount of delay by the HRREARnA and HRFEARnA registers for the GTIOCnA pin and by the HRREARnB and HRFEARnB registers for the GTIOCnB pin. The PWM waveform has specific setting registers for delay at rising and at falling respectively, which allows fine adjustments for the width of high and low. Refer to Table 25.3 for the correspondence between pins and registers.

The amount of delay specified by a relevant register is reflected to the pin via a temporary register. Timing for reflecting the setting differs by PWM output operation mode in the general PWM timer. Refer to section 25.3.2, Transfer Timing of HRREARnA, HRREARnB, HRFEARnA, and HRFEARnB Register Settings ($n = 0$ to 3).

In the HRPWM, setting of DLL enabling/disabling and reset setting/releasing is common for all channels; however, the rest of settings can be specified individually by channel.




Figure 25.2 Initialization flow for the HRPWM ($n = 0$ to 3)

Table 25.3 Correspondence between PWM Waveform Output Pins and Delay Setting Registers

PWM Waveform Output Pin	Rising Edge Adjustment Register	Falling Edge Adjustment Register
GTIOC0A	HRREAR0A	HRFEAR0A
GTIOC0B	HRREAR0B	HRFEAR0B
GTIOC1A	HRREAR1A	HRFEAR1A
GTIOC1B	HRREAR1B	HRFEAR1B
GTIOC2A	HRREAR2A	HRFEAR2A
GTIOC2B	HRREAR2B	HRFEAR2B
GTIOC3A	HRREAR3A	HRFEAR3A
GTIOC3B	HRREAR3B	HRFEAR3B

25.3.2 Transfer Timing of HRREARnA, HRREARnB, HRFEARnA, and HRFEARnB Register Settings (n = 0 to 3)

Settings of the HRREARnA, HRREARnB, HRFEARnA, and HRFEARnB registers are transferred to a temporary register first, and reflected to the amount of delay for the PWM waveform in the GTIOCnA and GTIOCnB pins then. Such settings are transferred to a temporary register at the end of PWM period (at an overflow (during up-count operation) or an underflow (during down-count operation) in sawtooth wave mode, and at a trough in triangle wave mode).

Figure 25.3 and Figure 25.4 show examples of the operation of the HRREAR0A and HRFEAR0A registers.




Figure 25.3 Operation Example When Changing the HRREAR0A Register Setting (in Sawtooth Wave Mode)




Figure 25.4 Operation Example When Changing the HRFEAR0A Register Setting (in Triangle Wave Mode)

25.4 Usage Notes

25.4.1 Settings for the Module-Stop Function

Operation of the HRPWM can be disabled or enabled using Module Stop Control Register (MSTPCRA). The HRPWM is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, refer to section 11, Low Power Consumption.

25.4.2 Note on Selecting Timer Prescaler in the GTCNT Counter While Using the HRPWM

The PWM signals output from the GPTW are generated based on the GTCNT counter operating at resolution equivalent to one clock period which is set by the GPTWn.GTCR.TPCS[3:0] bits (n = 0 to 3). Note that a delay at resolution of $0/32 \times tC(PCLKC)$ to $31/32 \times tC(PCLKC)$ is applied to edges of the PWM signals at low resolution generated based on a selected clock when a setting for the GPTWn.GTCCRm register (m = A to F) is changed while the TPCS[3:0] bits are specified to the setting other than 0000b (PCLKC/1).

25.4.3 Notes on Delay Settings for HRPWM

When timing for a change in the PWM waveform is generated within two cycles of PCLKC from the end of the PWM period, do not change the settings for the HRFEARnA, HRREARnA, HRFEARnB, and HRREARnB registers. Note that the first PWM waveform after change might not shape an expected waveform if such a change is applied.

26. GPTW Port Output Enable (POEG)

26.1 Overview

The POEG issues requests to stop output from output pins of the general PWM timer (GPTW). The combination of output pins of the POEG to be disabled can be specified from any channel of the GPTW, which is a different form of operation from that of the POE3. Use the POE3 to stop output from pins of the MTU3 and GPTW at the same time. Select the method of detection for stopping the output from the list below.

- Input level detection of the GTETR_{Gn} pin (n = A to D)
- Detection from the GPTW to stop output
- Detection by comparator (edge detection or level detection)
- Detection of stopping of oscillation by the oscillation stop detection circuit for the main clock
- Register setting

The GTETR_{Gn} pin can be used for output to the external trigger input pins of the GPTW.

Table 26.1 shows specifications, Figure 26.1 shows a schematic view of the system, Figure 26.2 shows a block diagram, and Table 26.2 shows input pins.

Table 26.1 POEG Specifications

Item	Description
Request of output stopping in response to input level detection	<ul style="list-style-type: none"> • The request to stop output is issued to the GPTW when a POEG_{Gn}.PIDF flag is set in response to the detection of input of the selected level on the corresponding GTETR_{Gn} pin (n = A to D). • The request to stop output is issued to the GPTW immediately upon detection of input of the selected level on the corresponding GTETR_{Gn} pin.
Requests to stop output in the form of an output stopping signal from the GPTW	<ul style="list-style-type: none"> • The request to stop output is issued to the GPTW when the GPTW detects the active level (high or low) on the GTIOCA and GTIOCB pins at the same time while the corresponding POEG_{Gn}.IOCF flag is set. • The request to stop output is issued to the GPTW when the GPTW detects a dead-time error while the corresponding POEG_{Gn}.IOCF flag is set.
Requests to stop output in response to detection by a comparator	<ul style="list-style-type: none"> • The request to stop output is issued to the GPTW when a POEG_{Gn}.IOCF flag is set in response to edge-detection by a comparator. • The request to stop output is issued directly to the GPTW upon detecting level on a comparator.
Requests to stop output in response to detecting the stopping of oscillation	A request to stop output is issued to the GPTW when the oscillation stop detection circuit for the main clock detects the stopping of oscillation while the corresponding POEG _{Gn} .OSTPF flag is set.
Requests by software to stop output	The request to stop output is issued to the GPTW when the software sets the POEG _{Gn} .SSF flag.
Interrupt	<ul style="list-style-type: none"> • An interrupt is generated in response to the request to stop output in the form of the POEG_{Gn}.PIDF flag. • An interrupt is generated in response to the request to stop output in the form of the POEG_{Gn}.IOCF flag.
External trigger output to the GPTW	The GTETR _{Gn} pin is used for output as external triggers.
Noise removal	<ul style="list-style-type: none"> • Each GTETR_{Gn} pin has a digital noise filter. • Four types of sampling clock are selectable for the filter.




Figure 26.1 Schematic View of the POEG System




Figure 26.2 POEG Block Diagram

Table 26.2 POEG I/O Pins

Pin Name	I/O	Function
GTETRGA	Input	Output disable detection signal for GPTW output pin and GPTW external trigger input pin A
GTETRGB	Input	Output disable detection signal for GPTW output pin and GPTW external trigger input pin B
GTETRGC	Input	Output disable detection signal for GPTW output pin and GPTW external trigger input pin C
GTETRGD	Input	Output disable detection signal for GPTW output pin and GPTW external trigger input pin D

26.2 Register Descriptions

26.2.1 POEG Group n Setting Register (POEGGn) (n = A to D)

Address(es): POEG.POEGGA 0009 E000h, POEG.POEGGB 0009 E100h, POEG.POEGGC 0009 E200h, POEG.POEGGD 0009 E300h

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
NFCS[1:0]		NFEN	INV	—	—	—	—	—	—	—	—	—	—	—	ST
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	CDRE5	CDRE4	CDRE3	CDRE2	CDRE1	CDRE0	—	OSTPE	IOCE	PIDE	SSF	OSTPF	IOCF	PIDF
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	PIDF	Port Input Detection Flag	0: The selected input level was not detected on the GTETRn pin 1: The selected input level was detected on the GTETRn pin	R/(W) *1
b1	IOCF	GPTW or CMPC Output Stop Request Detection Flag	0: Neither stopping of GPTW output nor a comparator edge was detected 1: Either stopping of GPTW output or comparator edge was detected	R/(W) *1
b2	OSTPF	Oscillation Stop Detection Flag	0: Stopping of oscillation was not detected 1: Stopping of oscillation was detected	R/(W) *1
b3	SSF	Software Stop Flag	0: Software has not stopped output 1: Software has stopped output	R/W
b4	PIDE	Port Input Detection Enable	0: Detection of input levels on the corresponding GTETRn pin is disabled 1: Detection of input levels on the corresponding GTETRn pin is enabled	R/W*2
b5	IOCE	GPTW Output Stop Request Enable	0: Detection of stopping of output from the GPTW is disabled 1: Detection of stopping of output from the GPTW is enabled	R/W*2
b6	OSTPE	Enable Stopping Output on Stopping of Oscillation	0: Detection of stopping of oscillation is disabled 1: Detection of stopping of oscillation is enabled	R/W*2
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	CDRE0	CMPC_0 Enable	0: Comparator edge detection 0 is disabled 1: Comparator edge detection 0 is enabled	R/W*2
b9	CDRE1	CMPC_1 Enable	0: Comparator edge detection 1 is disabled 1: Comparator edge detection 1 is enabled	R/W*2
b10	CDRE2	CMPC_2 Enable	0: Comparator edge detection 2 is disabled 1: Comparator edge detection 2 is enabled	R/W*2
b11	CDRE3	CMPC_3 Enable	0: Comparator edge detection 3 is disabled 1: Comparator edge detection 3 is enabled	R/W*2
b12	CDRE4	CMPC_4 Enable	0: Comparator edge detection 4 is disabled 1: Comparator edge detection 4 is enabled	R/W*2
b13	CDRE5	CMPC_5 Enable	0: Comparator edge detection 5 is disabled 1: Comparator edge detection 5 is enabled	R/W*2
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b16	ST	GTETRn Input Status Flag	0: The corresponding external trigger for output to the GPTW is 0 1: The corresponding external trigger for output to the GPTW is 1	R

Bit	Symbol	Bit Name	Description	R/W
b27 to b17	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b28	INV	GTETR _{Gn} Input Inverting	0: Input on the GTETR _{Gn} pin is not inverted 1: Input on the GTETR _{Gn} pin is inverted	R/W
b29	NFEN	Noise filter Enable	0: Digital noise filter on the GTETR _{Gn} pin is disabled 1: Digital noise filter on the GTETR _{Gn} pin is enabled	R/W
b31, b30	NFCS[1:0]	Noise filter Clock Select	^{b31 b30} 0 0: Samples the input level of GTETR _{Gn} pin three times per PCLKB/1 clock 0 1: Samples the input level of GTETR _{Gn} pin three times per PCLKB/8 clock 1 0: Samples the input level of GTETR _{Gn} pin three times per PCLKB/32 clock 1 1: Samples the input level of GTETR _{Gn} pin three times per PCLKB/128 clock	R/W

Note 1. Only 0 to clear the flag can be written.

Note 2. This bit can be written only once after resetting.


The POEG_{Gn} register (n = A to D) controls requests for stopping output and an external trigger for the GPTW based in response to the detection of various signals.

SSF Flag (Software Stop Flag)

Writing 1 to the SSF flag leads to a request to stop output being issued to the GPTW, and writing 0 to the flag releases the GPTW from the request to stop output. In addition, requests to stop output issued by software can be monitored by reading the flag.

26.2.2 GPTW Output Stopping Control Group n Write Protection Register (GTONCWPn) (n = A to D)

Address(es): POEG.GTONCWPA 0009 E040h, POEG.GTONCWPB 0009 E140h, POEG.GTONCWPC 0009 E240h, POEG.GTONCWPD 0009 E340h



Bit	Symbol	Bit Name	Description	R/W
b0	WP	Register Writing Disable	0: Writing to the GTONCCRn register is enabled 1: Writing to the GTONCCRn register is disabled	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b8	PRKEY[7:0]	Key Code	These bits control whether or not writing new values to the GTONCWPn register is possible. To write to the GTONCWPn register, write A5h to the 8 higher-order bits and write any value to make up a 16-bit unit to the 8 lower-order bits at the same time. These bits are read as 00h.	R/W

The GTONCWPn register (n = A to D) enables or disables writing to the GTONCCRn register in order to avoid incorrect writing to registers.

26.2.3 GPTW Output Stopping Control Group n Controlling Register (GTONCCRn) (n = A to D)

Address(es): POEG.GTONCCRA 0009 E044h, POEG.GTONCCRB 0009 E144h, POEG.GTONCCRC 0009 E244h, POEG.GTONCCRD 0009 E344h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	NFV		NFS[3:0]			—	—	—	NE
Value after reset:															
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	NE	Direct Stopping Request Setting	0: The signal for detection is not set as a direct stopping request signal 1: The signal for detection is set as a direct stopping request signal	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7 to b4	NFS[3:0]	Direct Stopping Request Selection	b7 b4 0 0 0 0: Comparator level detection 0 0 0 0 1: Comparator level detection 1 0 0 1 0: Comparator level detection 2 0 1 0 0: Comparator level detection 3 0 1 0 1: Comparator level detection 4 0 1 1 0: Comparator level detection 5 0 1 1 1: GTETR Gn pin input level detection (n = A to D) Other settings are prohibited.	R/W
b8	NFV	Direct Stopping Request Active Sense	0: Stopping output is requested when the output stopping detection signal is 0 1: Stopping output is requested when the output stopping detection signal is 1	R/W
b15 to b9	—	Reserve	These bits are read as 0. The write value should be 0.	R/W

The GTONCCRn register (n = A to D) set up requests for stopping output in response to detected signals.

NE Bit (Direct Stopping Request Setting)

Writing 1 to the NE bit leads to direct output of the stopping request signal in response to the signal for detection selected by the NFS[1:0] bits.

26.3 Operation

26.3.1 Request to Stop Output in Response to Detection of Input Level on the Corresponding GTETR_{Gn} Pin (n = A to D)

There are two types of output stopping request: requests in response to setting of the POEG_{Gn}.PIDF flag (n = A to D), and requests directly in response to the detected signal.

- (1) To request stopping of output in response to setting of the PIDF flag, the input set in the POEG_{Gn} register (inversion or non-inversion set in the INV bit, filtering enabled or disabled by the NFEN bit, sample clock for filtering set in the NFCS[1:0] bits) is detected while the POEG_{Gn}.PIDE bit is 1. After the POEG_{Gn}.PIDF flag is set to 1 in response to this, the request to disable output is issued per group to each channel of the GPTW. To de-assert the request signal for stopping output, clear the POEG_{Gn}.PIDF flag. For cancelling requests to stop output, refer to section 26.3.6, Cancelling Requests to Stop Output.
- (2) To request stopping of output in direct response to detection of the input level of a selected signal, the input set in the POEG_{Gn} (inversion or non-inversion set in the INV bit, filtering enabled or disabled by the NFEN bit, sample clock for filtering set in the NFCS[1:0] bits) and GTONCCR_n registers (active sense set in the NFV bit) to the GTETR_{Gn} pin selected in the GTONCCR_n.NFS[3:0] bits is detected while the GTONCCR_n.NE bit is 1, and a request to stop output is then directly issued per channel group of the GPTW. The signal to request stopping of output is de-asserted when the detected input level does not match the conditions for issuing a request. For details, refer to section 26.3.7, Requests to Stop Output in Response to Detected Signals and Cancelling the Requests.

26.3.1.1 Digital Noise Filter

Each GTETR_{Gn} pin input has a digital noise filter. Figure 26.3 shows the operation example in detection of the high level with the use of the filter. When the digital noise filter is enabled (POEG_{Gn}.NFEN bit = 1) and the high level is detected 3 consecutive times with the sampling clock cycle selected by the POEG_{Gn}.NFCS[1:0] bits while inverted or non-inverted according to the setting of the POEG_{Gn}.INV bit, this is regarded as detection of the high level, and the request to stop output is issued to the GPTW.

At this time, if the low level is detected even once in the sequence, it is not regarded as detection of the high level. In addition, changes in the levels on pins GTETR_{GA} through GTETR_{GD} are ignored while the sampling clock is not being output.

Digital noise filters can be used with requests to stop output in response to setting of the POEG_{Gn}.PIDF flags (n = A to D), requests to stop output in direct response to a detected signal, and the output of external triggers to the GPTW.




Figure 26.3 Example for Operation of Digital Noise Filter

26.3.2 Requests to Stop Output in Response to Detection of Output Stopping from GPTW

When any among a dead-time error or simultaneous high- or low-level output from the GPTW is detected, the corresponding POEGGn.IOCF flag is set to 1 and the request to stop output per group is issued to each channel in the GPTW. The POEGGn.IOCF flag is used to indicate both edge detection by the comparator and requests to stop output. To cancel a request to stop output, clear the given POEGGn.IOCF flag. For details, refer to section 26.3.6, **Cancelling Requests to Stop Output**.

To detect any among a dead-time error or simultaneous high- or low-level output from the GPTW, detection of output stopping must be permitted in the GRPDTE, GRPABH, and GRPABL bits of the given GPTWn.GTINTAD register. Specify the group of the GPTW for which stopping is to be detected in the GPTWn.GTINTAD.GRP[1:0] bits. For details, refer to section 24.2.15, **General PWM Timer Interrupt Output Setting Register (GTINTAD)**.

26.3.3 Request to Stop Output in Response to Comparator Detection

A request to stop output can be issued to the GPTW in response to detection by a comparator. There are two types of request to stop output: requests output in response to setting of a POEGGn.IOCF flag ($n = A$ to D) due to edge detection by the comparator and requests that are directly output in response to level detection by the comparator.

- (1) To stop output in response to setting of an IOCF flag, the corresponding edge is detected by the comparator while the POEGGn.CDRE[5:0] bits are 1. The POEGGn.IOCF flag is then set to 1, which leads to a request to stop output from the given group for each channel of the GPTW. The POEGGn.IOCF flag is used for both comparator edge detection and the request to stop output. To cancel the request to stop output, clear the POEGGn.IOCF flag. For details, refer to section 26.3.6, **Cancelling Requests to Stop Output**.
- (2) The output can also be stopped by using a detected signal as a direct request to stop output. When the comparator level detection signal selected in the GTONCCRn.NFS[3:0] bits matches the level set in the GTONCCRn.NFV bit, the request to stop output per group is issued to each channel of the GPTW. The request to stop output is released when the comparator level detection does not match the issuing conditions. For details, refer to section 26.3.7, **Requests to Stop Output in Response to Detected Signals and Cancelling the Requests**.

26.3.4 Requests to Stop Output by Oscillation Stop Detection

When the circuit for detecting stopping of oscillation by the main clock oscillator detects the stopping of the oscillation while a POEGGn.OSTPE bit is 1, the POEGGn.OSTPF flag is set to 1 and a request to stop output per group is issued to each channel of the GPTW. To cancel the request to stop output, clear the POEGGn.OSTPF flag. For details, refer to section 26.3.6, **Cancelling Requests to Stop Output**.

26.3.5 Requests to Stop Output by a Register

Writing 1 to the software stop flag (POEGGn.SSF) leads to a request to stop output per group to each channel in the GPTW. To release from the request to disable output, clear the POEGGn.SSF flag. For details, refer to section 26.3.6, **Cancelling Requests to Stop Output**.

26.3.6 Cancelling Requests to Stop Output

Requests to stop output are cancelled in any of the following three ways.

- (1) Cancellation by a reset (return to the initial state)
- (2) Cancellation by clearing all flags in the POEGGn register
- (3) Cancellation in response to direct input of a detected signal

(1) Cancellation by a reset

Any type of reset can cancel a request to stop output. For details, refer to section 6, Resets.

(2) Cancellation by clearing all flags in the POEGGn register

- POEGGn.PIDF
- POEGGn.IOCF
- POEGGn.OSTPF
- POEGGn.SSF

Cancellation of the request is taken into the GPTW at the end of the cycle of counting by the GPTW, and the output pins are released from being stopped no less than 3 PCLKC cycles from that time. Figure 26.4 shows the timing of release from the output-stopped state. To clear each of the flags, read the status flag for each source to check that the source condition is not being detected, and then write 0. Sources other than the edge detection by the comparators cannot be cleared even if the flag is cleared in the detected state. Since the comparators detect edges in edge detection, writing 0 in the detected state clears the flag, and the flag is not set until the relevant source generates the next edge. Status flags for the respective sources are listed below.

- Detection of input level POEGGn.ST (GTETRGN input status flag)
- Comparator edge detection CMPCn.CMPMON.CMPMON0 (comparator output monitoring flag)
- Oscillation stop detection OSTDSR.OSTDF (oscillation stop detection flag)
- Stopping detection from the GPTW GPTWn.GTST.DTEF (dead time error flag)
GPTWn.GTST.OABLF (simultaneous low output flag)
GPTWn.GTST.OABHF (simultaneous high output flag)

Note 1. CMPCn.CMPMON.CMPMON0 are the monitoring flags for the comparator outputs.




Figure 26.4 Timing of Re-enabling Output from the GPTW Output Pins Following Cancellation of a Request to Stop Output

(3) Cancellation in response to direct input of a detected signal

For details, refer to section 26.3.7, Requests to Stop Output in Response to Detected Signals and Cancelling the Requests.

26.3.7 Requests to Stop Output in Response to Detected Signals and Cancelling the Requests

The input level detection signals on the GTETR_{Gn} pin (n = A to D) and comparator level detection signals on the CMPC_m pin (m = 0 to 5) can be used as direct requests to stop output in response to detected signals. The sources of the signals for detection are selected in the GTONCCR_n.NFS[3:0] bits, and the active senses of the signals for detection are set in the GTONCCR_n.NFV bit. Setting a GTONCCR_n.NE bit to activate direct requests to stop output results in the issuing of a request to stop output to the GPTW when the selected source signal for output stopping detection is generated.

The request to stop output is released when the input level detection signals on the GTETR_{Gn} pin or comparator level detection does not match the issuing conditions. To cancel a request, confirm that the values of the PIDF and IOCF flags in the POEG_{Gn} register have become 0.

Figure 26.5 shows the operation of a request to stop output issued in response to level detection by the COMP0. The example shows the case where the comparator detects the analog input voltage on CMPC0 becoming higher than the reference voltage while the GPTW is producing PWM waveforms on the GTIOC0A pin on a cyclic-counting basis, and the level-detection signal from the comparator is input to the POEG. The POEG outputs a request to stop output to the GPTW on the basis of detection as described above, and the GPTW remains stopped until the end of the cycle of counting, even if the request to stop output is cancelled before then.

If the request to stop output has not been cancelled at the end of the cycle of counting cycle, output from the GPTW remains stopped until the end of the next cycle of counting, and so on.

The output-stopped state can be checked by reading the ODF flag in General PWM Timer Status Register (GTST) of the GPTW. For details, refer to the description of the ODF flag in section 24.2.16, General PWM Timer Status Register (GTST). Figure 26.6 shows the procedure for setting requests to stop output in response to detected signals.




Figure 26.5 Example of Operation to Stop Output from the GTIOC Pin In Response to Level Detection by a Comparator




Figure 26.6 Example of Settings to Stop Output on the GTIOC Pin in Response to Level Detection by a Comparator

26.4 Interrupt Sources

The POEG generates interrupts for the interrupt controller when any of the following is detected.

- Detection of level of input, indicated by the POEGGn.PIDF flag
- Detection of stopping of output from the GPTW, indicated by the POEGGn.IOCF flag
- Detection of edges by the comparator, indicated by the POEGGn.IOCF flag

Table 26.3 shows interrupt sources and conditions.

Table 26.3 Interrupt sources and conditions

Interrupt Source	Symbol	Corresponding Flag	Trigger Condition
POEG Group A Interrupt	POEGGAI	POEGGA.IOCF	Detection of stopping of output from the GPTW
			Detection of edges by the comparator
		POEGGA.PIDF	Detection of the level input from the GTETRGA pin
POEG Group B Interrupt	POEGGBI	POEGGB.IOCF	Detection of stopping of output from the GPTW
			Detection of edges by the comparator
		POEGGB.PIDF	Detection of the level input from the GTETRGB pin
POEG Group C Interrupt	POEGGCI	POEGGC.IOCF	Detection of stopping of output from the GPTW
			Detection of edges by the comparator
		POEGGC.PIDF	Detection of the level input from the GTETRGC pin
POEG Group D Interrupt	POEGGDI	POEGGD.IOCF	Detection of stopping of output from the GPTW
			Detection of edges by the comparator
		POEGGD.PIDF	Detection of the level input from the GTETRGD pin

26.5 External Trigger Output to GPTW

The POEG outputs the inputs on the GTETRGN pin (n = A to D) as external trigger signals. The external trigger signals can be monitored by the POEGn.ST flag via active-sense selection and digital noise filtering. The GPTW can function as follows in response to external trigger signals.

- Count start
- Count stop
- Counter clearing
- Up-counting
- Down-counting
- Input capture

For details of the above functions, refer to section 24, General PWM Timer (GPTW).

26.6 Usage Notes

26.6.1 Transitions to Low-Power Consumption Mode

When the POEG is used, it should not be transitioned to software standby or deep software standby modes. In this mode, the stopping of output cannot be requested since the POEG is stopped.

26.6.2 Setting the Function for Stopping the Module

The module-stop control register can be set to enable or disable operation of the POEG. The POEG is stopped immediately after a reset. Registers of the POEG become accessible following release from the module-stopped state. For details, refer to section 11, Low Power Consumption. The module-stop bit for the POEG also stops and starts the GPTW.

26.6.3 Duplication of Requests to Stop Output

While either the PIDF or IOCF flag in the POEGGn register is 1, cancellation of requests to stop by the detection signal set in the GTONCCRn register does not work due to the request to stop still being output because of the value of the flag. That is, note that requests to stop output will not be cancelled when a corresponding flag is set stop output in response to detection. Request signals to stop output in response to flag setting are obtained as the logical OR of the corresponding detection signals for stopping output.

27. 8-Bit Timer (TMRb)

This MCU has four units (unit 0, unit 1, unit 2, unit 3) of an on-chip 8-bit timer (TMR) module that comprise two 8-bit counter channels, totaling eight channels. The 8-bit timer module can be used to count external events and also be used as a multi-function timer in a variety of applications, such as generation of counter reset signal, interrupt requests, and pulse output with a desired duty cycle using a compare-match signal with two registers.

Unit 0, unit 1, unit 2, and unit 3 have the same functions, and unit 0 and unit 1 can generate a base clock for the SCI. In this section, “PCLK” is used to refer to PCLKB.

27.1 Overview

Table 27.1 lists the specifications of the TMR. Table 27.2 and Table 27.3 list the TMR functions.

Figure 27.1 shows a block diagram of the 8-bit timer module (unit 0), Figure 27.2 shows that of the 8-bit timer module (unit 1), Figure 27.3 shows that of the 8-bit timer module (unit 2), and Figure 27.3 shows that of the 8-bit timer module (unit 3).

Table 27.1 Specifications of TMR

Item	Description
Count clock	<ul style="list-style-type: none"> Internal clock: PCLK/1, PCLK/2, PCLK/8, PCLK/32, PCLK/64, PCLK/1024, PCLK/8192 External clock: external count clock
Number of channels	(8 bits × 2 channels) × 4 units
Compare match	<ul style="list-style-type: none"> 8-bit mode (compare match A, compare match B) 16-bit mode (compare match A, compare match B)
Counter clear	Selected by compare match A or B, or an external counter reset signal.
Timer output	Output pulses with a desired duty cycle or PWM output
Cascading of two channels	<ul style="list-style-type: none"> 16-bit count mode 16-bit timer using TMR0 for the upper 8 bits and TMR1 for the lower 8 bits (TMR2 for the upper 8 bits and TMR3 for the lower 8 bits, TMR4 for the upper 8 bits and TMR5 for the lower 8 bits, TMR6 for the upper 8 bits and TMR7 for the lower 8 bits) Compare match count mode TMR1 can be used to count TMR0 compare matches (TMR3 can be used to count TMR2 compare matches, TMR5 can be used to count TMR4 compare matches, TMR7 can be used to count TMR6 compare matches).
Interrupt sources	Compare match A, compare match B, and overflow
Event link function (Output)	Compare match A, compare match B, and overflow (TMR0 to TMR3)
Event link function (Input)	One of the following three operations proceeds in response to an event reception: <ol style="list-style-type: none"> (1) Counting start operation (TMR0 to TMR3) (2) Event counting operation (TMR0 to TMR3) (3) Counting restart operation (TMR0 to TMR3)
DTC activation	DTC can be activated by compare match A interrupts or compare match B interrupts.
A/D conversion start trigger of the A/D converter	Compare match A of TMR0, TMR2, TMR4, and TMR6
Capable of generating base clock for SCI	Generates base clock for SCI.*1
Low power consumption function	Each unit can be placed in a module stop state

Note 1. For details, refer to section 32, Serial Communications Interface (SCIj, SCli, SCIh).

Table 27.2 TMR Functions (1)

Item		Unit 0			Unit 1		
Counter mode		8 Bits		16 Bits	8 Bits		16 Bits
Channel		TMR0	TMR1	TMR0 + TMR1	TMR2	TMR3	TMR2 + TMR3
Count clock		PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMCI0	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMCI1	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMCI1	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMCI2	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMCI3	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMCI3
Counter clear		TMR0.TCORA TMR0.TCORB TMR10	TMR1.TCORA TMR1.TCORB TMR11	TMR0.TCORA + TMR1.TCORA TMR0.TCORB + TMR1.TCORB TMR10	TMR2.TCORA TMR2.TCORB TMR12	TMR3.TCORA TMR3.TCORB TMR13	TMR2.TCORA + TMR3.TCORA TMR2.TCORB + TMR3.TCORB TMR12
Compare match	Compare match A	✓	✓	✓	✓	✓	✓
	Compare match B	✓	✓	✓	✓	✓	✓
Timer output	Low output	✓	✓	✓	✓	✓	✓
	High output	✓	✓	✓	✓	✓	✓
	Toggle output	✓	✓	✓	✓	✓	✓
DTC activation	Compare match A	✓	✓	✓	✓	✓	✓
	Compare match B	✓	✓	✓	✓	✓	✓
	TCNT overflow	—	—	—	—	—	—
Interrupt	Compare match A	CMIA0	CMIA1	CMIA0	CMIA2	CMIA3	CMIA2
	Compare match B	CMIB0	CMIB1	CMIB0	CMIB2	CMIB3	CMIB2
	TCNT overflow	OVI0	OVI1	OVI0	OVI2	OVI3	OVI2
Cascaded connection		TMR1 overflow	TMR0 compare match A	—	TMR3 overflow	TMR2 compare match A	—
A/D conversion start trigger of the A/D converter*1		✓	—	✓	✓	—	✓
SCI base clock generation*2		✓		—	✓		—
ELC output event	Compare match A	✓	✓	✓	✓	✓	✓
	Compare match B	✓	✓	✓	✓	✓	✓
	TCNT overflow	✓	✓	✓	✓	✓	✓
ELC input event	Counting start	✓	✓	—	✓	✓	—
	Event counting	✓	✓	—	✓	✓	—
	Counting restart	✓	✓	—	✓	✓	—
Module stop setting*3		MSTPCRA.MSTPA5 bit (unit 0), MSTPCRA.MSTPA4 bit (unit 1)					

Table 27.3 TMR Functions (2)

Item		Unit 2			Unit 3		
Counter mode		8 Bits		16 Bits	8 Bits		16 Bits
Channel		TMR4	TMR5	TMR4 + TMR5	TMR6	TMR7	TMR6 + TMR7
Count clock		PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMC14	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMC15	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMC15	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMC16	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMC17	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMC17
Counter clear		TMR4.TCORA TMR4.TCORB TMR14	TMR5.TCORA TMR5.TCORB TMR15	TMR4.TCORA + TMR5.TCORA TMR4.TCORB + TMR5.TCORB TMR14	TMR6.TCORA TMR6.TCORB TMR16	TMR7.TCORA TMR7.TCORB TMR17	TMR6.TCORA + TMR7.TCORA TMR6.TCORB + TMR7.TCORB TMR16
Compare match	Compare match A	✓	✓	✓	✓	✓	✓
	Compare match B	✓	✓	✓	✓	✓	✓
Timer output	Low output	✓	✓	✓	✓	✓	✓
	High output	✓	✓	✓	✓	✓	✓
	Toggle output	✓	✓	✓	✓	✓	✓
DTC activation	Compare match A	✓	✓	✓	✓	✓	✓
	Compare match B	✓	✓	✓	✓	✓	✓
	TCNT overflow	—	—	—	—	—	—
Interrupt	Compare match A	CMIA4	CMIA5	CMIA4	CMIA6	CMIA7	CMIA6
	Compare match B	CMIB4	CMIB5	CMIB4	CMIB6	CMIB7	CMIB6
	TCNT overflow	OVI4	OVI5	OVI4	OVI6	OVI7	OVI6
Cascaded connection		TMR5 overflow	TMR4 compare match A	—	TMR7 overflow	TMR6 compare match A	—
A/D conversion start trigger of the A/D converter*1		✓	—	✓	✓	—	✓
SCI base clock generation*2		—	—	—	—	—	—
ELC output event	Compare match A	✓	✓	✓	✓	✓	✓
	Compare match B	✓	✓	✓	✓	✓	✓
	TCNT overflow	✓	✓	✓	✓	✓	✓
ELC input event	Counting start	✓	✓	—	✓	✓	—
	Event counting	✓	✓	—	✓	✓	—
	Counting restart	✓	✓	—	✓	✓	—
Module stop setting*3		MSTPCRA.MSTPA3 bit (unit 2), MSTPCRA.MSTPA2 bit (unit 3)					

✓: Possible

—: Impossible

Note 1. For details, refer to section 38, 12-Bit A/D Converter (S12ADH).

Note 2. For details, refer to section 32, Serial Communications Interface (SCIj, SCli, SCIh).

Note 3. For details, refer to section 11, Low Power Consumption.




Figure 27.1 Block Diagram of TMR (Unit 0)




Figure 27.2 Block Diagram of TMR (Unit 1)




Figure 27.3 Block Diagram of TMR (Unit 2)




Figure 27.4 Block Diagram of TMR (Unit 3)

Table 27.4 lists the I/O pins of the TMR.

Table 27.4 Pin Configuration of TMR

Unit	Channel	Pin Name	I/O	Description
0	TMR0	TMO0	Output	Outputs compare match
		TMC10	Input	Inputs external count clock
		TMR10	Input	Inputs external counter reset
	TMR1	TMO1	Output	Outputs compare match
		TMC11	Input	Inputs external count clock
		TMR11	Input	Inputs external counter reset
1	TMR2	TMO2	Output	Outputs compare match
		TMC12	Input	Inputs external count clock
		TMR12	Input	Inputs external counter reset
	TMR3	TMO3	Output	Outputs compare match
		TMC13	Input	Inputs external count clock
		TMR13	Input	Inputs external counter reset
2	TMR4	TMO4	Output	Outputs compare match
		TMC14	Input	Inputs external count clock
		TMR14	Input	Inputs external counter reset
	TMR5	TMO5	Output	Outputs compare match
		TMC15	Input	Inputs external count clock
		TMR15	Input	Inputs external counter reset
3	TMR6	TMO6	Output	Outputs compare match
		TMC16	Input	Inputs external count clock
		TMR16	Input	Inputs external counter reset
	TMR7	TMO7	Output	Outputs compare match
		TMC17	Input	Inputs external count clock
		TMR17	Input	Inputs external counter reset


27.2 Register Descriptions

Table 27.5 Register Allocation for 16-Bit Access

Address	Register	Upper 8 Bits	Lower 8 Bits
0008 8208h	TMR01.TCNT	TMR0.TCNT	TMR1.TCNT
0008 8204h	TMR01.TCORA	TMR0.TCORA	TMR1.TCORA
0008 8206h	TMR01.TCORB	TMR0.TCORB	TMR1.TCORB
0008 820Ah	TMR01.TCCR	TMR0.TCCR	TMR1.TCCR
0008 8218h	TMR23.TCNT	TMR2.TCNT	TMR3.TCNT
0008 8214h	TMR23.TCORA	TMR2.TCORA	TMR3.TCORA
0008 8216h	TMR23.TCORB	TMR2.TCORB	TMR3.TCORB
0008 821Ah	TMR23.TCCR	TMR2.TCCR	TMR3.TCCR
0008 8228h	TMR45.TCNT	TMR4.TCNT	TMR5.TCNT
0008 8224h	TMR45.TCORA	TMR4.TCORA	TMR5.TCORA
0008 8226h	TMR45.TCORB	TMR4.TCORB	TMR5.TCORB
0008 822Ah	TMR45.TCCR	TMR4.TCCR	TMR5.TCCR
0008 8238h	TMR67.TCNT	TMR6.TCNT	TMR7.TCNT
0008 8234h	TMR67.TCORA	TMR6.TCORA	TMR7.TCORA
0008 8236h	TMR67.TCORB	TMR6.TCORB	TMR7.TCORB
0008 823Ah	TMR67.TCCR	TMR6.TCCR	TMR7.TCCR

27.2.1 Timer Counter (TCNT)

Address(es): TMR0.TCNT 0008 8208h, TMR1.TCNT 0008 8209h, TMR2.TCNT 0008 8218h, TMR3.TCNT 0008 8219h, TMR4.TCNT 0008 8228h, TMR5.TCNT 0008 8229h, TMR6.TCNT 0008 8238h, TMR7.TCNT 0008 8239h, TMR01.TCNT 0008 8208h, TMR23.TCNT 0008 8218h, TMR45.TCNT 0008 8228h, TMR67.TCNT 0008 8238h



TCNT is an 8-bit readable/writable up-counter.

TMR0.TCNT and TMR1.TCNT (TMR2.TCNT and TMR3.TCNT, TMR4.TCNT and TMR5.TCNT, TMR6.TCNT and TMR7.TCNT) comprise a single 16-bit counter (TMR01.TCNT, TMR23.TCNT, TMR45.TCNT, TMR67.TCNT) so they can be accessed together in 16-bit units.

The TCCR.CSS[1:0] and CKS[2:0] bits are used to select a count clock.


TCNT can be cleared by an external counter reset signal, compare match A, or compare match B. Which compare match to be used for clearing is selected by the TCR.CCLR[1:0] bits.

When TCNT overflows (its value changes from FFh to 00h), an overflow interrupt is output provided the interrupt request is enabled by the TCR.OVIE bit.

For details on the corresponding interrupt vector number, refer to section 14, Interrupt Controller (ICUC), and Table 27.7, TMR Interrupt Sources.

27.2.2 Time Constant Register A (TCORA)

Address(es): TMR0.TCORA 0008 8204h, TMR1.TCORA 0008 8205h, TMR2.TCORA 0008 8214h, TMR3.TCORA 0008 8215h, TMR4.TCORA 0008 8224h, TMR5.TCORA 0008 8225h, TMR6.TCORA 0008 8234h, TMR7.TCORA 0008 8235h, TMR01.TCORA 0008 8204h, TMR23.TCORA 0008 8214h, TMR45.TCORA 0008 8224h, TMR67.TCORA 0008 8234h



TCORA is an 8-bit readable/writable register.


TMR0.TCORA and TMR1.TCORA (TMR2.TCORA and TMR3.TCORA, TMR4.TCORA and TMR5.TCORA, TMR6.TCORA and TMR7.TCORA) comprise a single 16-bit register (TMR01.TCORA, TMR23.TCORA, TMR45.TCORA, TMR67.TCORA) so they can be accessed together in 16-bit units.

The value in TCORA is continually compared with the value in TCNT. When a match is detected, the corresponding compare match A is generated, and a compare match A interrupt is output provided the interrupt request is enabled by the TCR.CMIEA bit.

However, comparison is not performed during writing to TCORA. The timer output from the TMO_n pin can be freely controlled by this compare match A and the settings of the TCSR.OSA[1:0] bits.

27.2.3 Time Constant Register B (TCORB)

Address(es): TMR0.TCORB 0008 8206h, TMR1.TCORB 0008 8207h, TMR2.TCORB 0008 8216h, TMR3.TCORB 0008 8217h, TMR4.TCORB 0008 8226h, TMR5.TCORB 0008 8227h, TMR6.TCORB 0008 8236h, TMR7.TCORB 0008 8237h, TMR01.TCORB 0008 8206h, TMR23.TCORB 0008 8216h, TMR45.TCORB 0008 8226h, TMR67.TCORB 0008 8236h



TCORB is an 8-bit readable/writable register.


TMR0.TCORB and TMR1.TCORB (TMR2.TCORB and TMR3.TCORB, TMR4.TCORB and TMR5.TCORB, TMR6.TCORB and TMR7.TCORB) comprise a single 16-bit register (TMR01.TCORB, TMR23.TCORB, TMR45.TCORB, TMR67.TCORB) so they can be accessed together in 16-bit units.

The value in TCORB is continually compared with the value in TCNT. When a match is detected, the corresponding compare match B is generated, and a compare match B interrupt is output provided the interrupt request is enabled by the TCR.CMIEB bit.

However, comparison is not performed during writing to TCORB. The timer output from the TMO_n pin can be freely controlled by this compare match B and the settings of the TCSR.OSB[1:0] bits.

27.2.4 Timer Control Register (TCR)

Address(es): TMR0.TCR 0008 8200h, TMR1.TCR 0008 8201h, TMR2.TCR 0008 8210h, TMR3.TCR 0008 8211h,
TMR4.TCR 0008 8220h, TMR5.TCR 0008 8221h, TMR6.TCR 0008 8230h, TMR7.TCR 0008 8231h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4, b3	CCLR[1:0]	Counter Clear	b4 b3 0 0: Clearing is disabled 0 1: Cleared by compare match A 1 0: Cleared by compare match B 1 1: Cleared by the external counter reset signal*1 (Select edge or level by the TMRIS bit in TCCR.)	R/W
b5	OVIE	Overflow Interrupt Enable	0: Overflow interrupt requests (OVIn) are disabled 1: Overflow interrupt requests (OVIn) are enabled	R/W
b6	CMIEA	Compare Match A Interrupt Enable	0: Compare match A interrupt requests (CMIA _n) are disabled 1: Compare match A interrupt requests (CMIA _n) are enabled	R/W
b7	CMIEB	Compare Match B Interrupt Enable	0: Compare match B interrupt requests (CMIB _n) are disabled 1: Compare match B interrupt requests (CMIB _n) are enabled	R/W

Note 1. To use an external counter reset signal, set the corresponding pin function. For details, refer to section 20, I/O Ports and section 21, Multi-Function Pin Controller (MPC).

CCLR[1:0] Bits (Counter Clear)

Select the condition by which TCNT is cleared.

OVIE Bit (Overflow Interrupt Enable)

Selects whether overflow interrupt requests (OVIn) issued by TCNT are enabled or disabled.

CMIEA Bit (Compare Match A Interrupt Enable)


Selects whether compare match A interrupt requests (CMIA_n) that are issued when the value of TCORA corresponds to that of TCNT are enabled or disabled.

CMIEB Bit (Compare Match B Interrupt Enable)

Selects whether compare match B interrupt requests (CMIB_n) that are issued when the value of TCORB corresponds to that of TCNT are enabled or disabled.

27.2.5 Timer Counter Control Register (TCCR)

Address(es): TMR0.TCCR 0008 820Ah, TMR1.TCCR 0008 820Bh, TMR2.TCCR 0008 821Ah, TMR3.TCCR 0008 821Bh, TMR4.TCCR 0008 822Ah, TMR5.TCCR 0008 822Bh, TMR6.TCCR 0008 823Ah, TMR7.TCCR 0008 823Bh, TMR01.TCCR 0008 820Ah, TMR23.TCCR 0008 821Ah, TMR45.TCCR 0008 822Ah, TMR67.TCCR 0008 823Ah



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	CKS[2:0]	Clock Select*1	See Table 27.6.	R/W
b4, b3	CSS[1:0]	Clock Source Select	See Table 27.6.	R/W
b6, b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	TMRIS	Timer Reset Detection Condition Select	0: Cleared at rising edge of the external counter reset signal 1: Cleared when the external counter reset signal is high	R/W

Note 1. To use an external count clock, set the corresponding pin function. For details, refer to section 20, I/O Ports and section 21, Multi-Function Pin Controller (MPC).

TCCR register is a 8-bit register used to configure the basic operation of the counter. Two TCCR registers can be accessed simultaneously by accessing the address of the even channel TCCR register in 16-bit units.

CKS[2:0] Bits (Clock Select)

CSS[1:0] Bits (Clock Source Select)

The CKS[2:0] and CSS[1:0] bits select a clock. For details, see Table 27.6.

TMRIS Bit (Timer Reset Detection Condition Select)

This bit is enabled when the TCR.CCLR[1:0] bits are 11b (cleared by external counter reset signal) and selects the condition for detecting counter reset (level or edge).

Table 27.6 Clock Input to TCNT and Count Condition

Channel	TCCR Register					Description	
	CSS[1:0]		CKS[2:0]				
	b4	b3	b2	b1	b0		
TMR0 (TMR2, TMR4, TMR6)	0	0	—	0	0	Clock input prohibited	
					1	Uses external count clock. Counts at rising edge*1.	
					0	Uses external count clock. Counts at falling edge*1.	
					1	Uses external count clock. Counts at both rising and falling edges*1.	
	0	1	0	0	0	Uses internal clock. Counts at PCLK.	
					1	Uses internal clock. Counts at PCLK/2.	
					0	Uses internal clock. Counts at PCLK/8.	
					1	Uses internal clock. Counts at PCLK/32.	
				1	0	0	Uses internal clock. Counts at PCLK/64.
						1	Uses internal clock. Counts at PCLK/1024.
						0	Uses internal clock. Counts at PCLK/8192.
						1	Clock input prohibited
	1	0	—	—	—	Setting prohibited	
	1	1	—	—	—	Counts at TMR1.TCNT (TMR3.TCNT, TMR5.TCNT, TMR7.TCNT) overflow signal*2.	
TMR1 (TMR3, TMR5, TMR7)	0	0	—	0	0	Clock input prohibited	
					1	Uses external count clock. Counts at rising edge*1.	
					0	Uses external count clock. Counts at falling edge*1.	
					1	Uses external count clock. Counts at both rising and falling edges*1.	
	0	1	0	0	0	Uses internal clock. Counts at PCLK.	
					1	Uses internal clock. Counts at PCLK/2.	
					0	Uses internal clock. Counts at PCLK/8.	
					1	Uses internal clock. Counts at PCLK/32.	
				1	0	0	Uses internal clock. Counts at PCLK/64.
						1	Uses internal clock. Counts at PCLK/1024.
						0	Uses internal clock. Counts at PCLK/8192.
						1	Clock input prohibited
	1	0	—	—	—	Setting prohibited	
	1	1	—	—	—	Counts at TMR0.TCNT (TMR2.TCNT, TMR4.TCNT, TMR6.TCNT) compare match A*2.	


Note 1. To use an external count clock, set the corresponding pin function. For details, refer to section 20, I/O Ports and section 21, Multi-Function Pin Controller (MPC).

Note 2. If the clock input of TMR0 (TMR2, TMR4, TMR6) is the overflow signal of the TMR1.TCNT (TMR3.TCNT, TMR5.TCNT, TMR7.TCNT) counter and that of TMR1 (TMR3, TMR5, TMR7) is the compare match signal of the TMR0.TCNT (TMR2.TCNT, TMR4.TCNT, TMR6.TCNT) counter, no TCNT count clock is generated. Do not use this setting.

27.2.6 Timer Control/Status Register (TCSR)

- TMR0.TCSR, TMR2.TCSR, TMR4.TCSR, TMR6.TCSR

Address(es): TMR0.TCSR 0008 8202h, TMR2.TCSR 0008 8212h, TMR4.TCSR 0008 8222h, TMR6.TCSR 0008 8232h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	OSA[1:0]	Output Select A* ¹	b1 b0 0 0: No change 0 1: Low is output 1 0: High is output 1 1: Output is inverted (toggle output)	R/W
b3, b2	OSB[1:0]	Output Select B* ¹	b3 b2 0 0: No change 0 1: Low is output 1 0: High is output 1 1: Output is inverted (toggle output)	R/W
b4	ADTE	A/D Trigger Enable	0: A/D conversion start request in response to compare match A is disabled. 1: A/D conversion start request in response to compare match A is enabled.	R/W
b7 to b5	—	Reserved	These bits are read as an undefined value. The write value should be 1.	R/W

Note 1. When all OSA[1:0] and OSB[1:0] bits are 0, the output enable signal corresponding to the TMO_n pin is negated and a request for high-impedance output is issued to the I/O port. Timer output pin is driven low until the first compare-match occurs after a reset when at least one of the OSA[1:0] and OSB[1:0] bits is 1.

OSA[1:0] Bits (Output Select A)


These bits select a method of TMO_n pin output when compare match A of TCORA and TCNT occurs.

OSB[1:0] Bits (Output Select B)

These bits select a method of TMO_n pin output when compare match B of TCORB and TCNT occurs.

- TMR1.TCSR, TMR3.TCSR, TMR5.TCSR, TMR7.TCSR

Address(es): TMR1.TCSR 0008 8203h, TMR3.TCSR 0008 8213h, TMR5.TCSR 0008 8223h, TMR7.TCSR 0008 8233h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	OSA[1:0]	Output Select A*1	b1 b0 0 0: No change 0 1: Low is output 1 0: High is output 1 1: Output is inverted (toggle output)	R/W
b3, b2	OSB[1:0]	Output Select B*1	b3 b2 0 0: No change 0 1: Low is output 1 0: High is output 1 1: Output is inverted (toggle output)	R/W
b4	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b7 to b5	—	Reserved	These bits are read as an undefined value. The write value should be 1.	R/W

Note 1. When all OSA[1:0] and OSB[1:0] bits are 0, the output enable signal corresponding to the TMO_n pin is negated and a request for high-impedance output is issued to the I/O port. Timer output pin is driven low until the first compare match occurs after a reset when at least one of the OSA[1:0] and OSB[1:0] bits is 1.

OSA[1:0] Bits (Output Select A)


These bits select a method of TMO_n pin output when compare match A of TCORA and TCNT occurs.

OSB[1:0] Bits (Output Select B)

These bits select a method of TMO_n pin output when compare match B of TCORB and TCNT occurs.

27.2.7 Timer Counter Start Register (TCSTR)

Address(es): TMR0.TCSTR 0008 820Ch, TMR1.TCSTR 0008 820Dh, TMR2.TCSTR 0008 821Ch, TMR3.TCSTR 0008 821Dh



Value after reset:

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	TCS	Timer Counter Status	0: Count stopped state in response to ELC. 1: Count start state in response to ELC.	R/W
b7 to b1	—	Reserved	These bits are read as an undefined value. The write value should be 0.	R/W

TCS Bit (Timer Counter Status)

The TCS bit is used to check the state of the timer count in response to ELC.

When this bit is read as 1, it shows the timer start state in response to ELC. When this bit is read as 0, it shows the timer stopped state in response to ELC.

This bit is cleared by writing 0. Do not write 1 to this bit.

The TCS bit is valid only when the count start operation is selected by the ELOPD register of the event controller (ELC). For details, refer to section 27.7, Link Operation by ELC, or section 19, Event Link Controller (ELC).

27.3 Operation

27.3.1 Pulse Output

Figure 27.5 shows an example of the 8-bit timer being used to generate a pulse output with a desired duty cycle.

1. Set the TCR.CCLR[1:0] bits to 01b (cleared by compare match A) so that TCNT is cleared at a compare match of TCORA.
2. Set the TCSR.OSA[1:0] bits to 10b (high is output) and TCSR.OSB[1:0] bits to 01b (low is output), causing the output to change to high at a compare match of TCORA and to low at a compare match of TCORB.

With these settings, the 8-bit timer provides pulses output at a cycle determined by TCORA with a pulse width determined by TCORB. No software intervention is required.

The timer output pin is low after the TCSR.OSA[1:0] or TCSR.OSB[1:0] bits are set until the first compare match occurs after a reset.




Figure 27.5 Example of Pulse Output (n = 0 to 7)

27.3.2 External Counter Reset Input

Figure 27.6 shows an example of the 8-bit timer being used to generate a pulse which is output after a desired delay time from a TMRIn input.

1. Set the TCR.CCLR[1:0] bits to 11b (cleared by external counter reset signal) and set the TMRIS bit in TCCR to 1 (cleared when the external counter reset signal is high) so that TCNT is cleared at the high level input of the TMRIn signal.
2. Set the TCSR.OSA[1:0] bits to 10b (high output) and the TCSR.OSB[1:0] bits to 01b (low output), causing the output to change to high at a compare match of TCORA and to low at a compare match of TCORB.

With these settings, the 8-bit timer provides pulses output at a desired delay time from a TMRIn input determined by TCORA and with a pulse width determined by TCORB and TCORA.




Figure 27.6 Example of External Counter Reset Signal Input (n = 0 to 7)

27.4 Operation Timing

27.4.1 TCNT Count Timing

Figure 27.7 shows the count timing of TCNT for internal clock. Figure 27.8 shows the count timing of TCNT for external clock.

Note that the external clock pulse width must be at least 1.5 PCLK cycles for increment at a single edge, and at least 2.5 PCLK cycles for increment at both edges. The counter will not increment correctly if the pulse width is less than these values.




Figure 27.7 Count Timing for Internal Clock




Figure 27.8 Count Timing for External Clock (at Both Edges)

27.4.2 Timing of Interrupt Signal Output on a Compare Match

A compare match refers to a match between the value of the TCORA or TCORB register and the TCNT, and a compare match interrupt signal is output at this time if the interrupt request is enabled. The compare match is generated in the last cycle in which the values match (at the time at which the value counted by TCNT to produce the match is updated). Accordingly, after a match between TCNT and the TCORA or TCORB register is detected, the compare match is not actually generated until the next cycle of the TCNT count clock. Figure 27.9 shows the timing of output of the interrupt signal.

For the corresponding interrupt vector number, refer to section 14, Interrupt Controller (ICUC) and Table 27.7.




Figure 27.9 Timing of Interrupt Flag Setting to 1 at Compare Match (n = 0 to 7)

27.4.3 Timing of Timer Output Signal at Compare Match

When a compare match signal is generated, the output value specified by the TCSR.OSA[1:0] and OSB[1:0] bits is output on the timer output pin (TMO_n).

Figure 27.10 shows the timing when the timer output is toggled by the compare match A signal.




Figure 27.10 Timing of Timer Output Signal at Compare Match A Signal (n = 0 to 7)

27.4.4 Timing of Counter Clear by Compare Match

TCNT is cleared when compare match A or B occurs, depending on the settings of the TCR.CCLR[1:0] bits. Figure 27.11 shows the timing of this operation.




Figure 27.11 Timing of Counter Clear by Compare Match

27.4.5 Timing of the External Reset for TCNT

TCNT is cleared at the rising edge or high level of an external counter reset signal, depending on the settings of the TCR.CCLR[1:0] bits. At least 2 PCLK cycles are required from a reset input to clearing of TCNT. Figure 27.12 and Figure 27.13 show the timing of this operation.




Figure 27.12 Clear Timing by External Counter Reset Signal (Rising Edge)




Figure 27.13 Clear Timing by External Counter Reset Signal (High Level)

27.4.6 Timing of Interrupt Signal Output on an Overflow

When TCNT overflows (changes from FFh to 00h), an overflow interrupt signal is output if this interrupt request is enabled.

Figure 27.14 shows the timing of output of the interrupt signal.

For the corresponding interrupt vector number, refer to section 14, Interrupt Controller (ICUC) and Table 27.7.




Figure 27.14 Timing of Overflow Interrupt Flag Setting to 1 (n = 0 to 7)

27.5 Operation with Cascaded Connection

If the CSS[1:0] bits in either TMR0.TCCR or TMR1.TCCR are set to 11b, the TMR of the two channels are cascaded. With this configuration, a single 16-bit timer could be used (16-bit counter mode) or compare matches of TMR0 could be counted by TMR1 (compare match count mode).

This section describes unit 0. The operation of unit 1, unit 2, and unit 3 with cascaded connection is the same as unit 0.

27.5.1 16-Bit Count Mode

When the TMR0.TCCR.CSS[1:0] bits are set to 11b, the timer functions as a single 16-bit timer with TMR0 occupying the upper 8 bits and TMR1 occupying the lower 8 bits.

(1) Counter Clear Specification

- The settings of the TMR0.TCR.CCLR[1:0] bits become effective for the 16-bit counter. If the TMR0.TCR.CCLR[1:0] bits have been set for counter clear at compare match, the 16-bit counter (TMR0.TCNT and TMR1.TCNT together) is cleared when a 16-bit compare match event occurs. The 16-bit counter (TMR0.TCNT and TMR1.TCNT together) is cleared even if counter clear by the TMRI0 pin has been set.
- The settings of the TMR1.TCR.CCLR[1:0] bits are ignored.

(2) Pin Output

- Control of output from the TMO0 pin by the TMR0.TCSR.OSA[1:0] and OSB[1:0] bits is in accordance with the 16-bit compare match conditions.
- Control of output from the TMO1 pin by the TMR1.TCSR.OSA[1:0] and OSB[1:0] bits is in accordance with the lower 8-bit compare match conditions.

27.5.2 Compare Match Count Mode

When the TMR1.TCCR.CSS[1:0] bits are set to 11b, TMR1.TCNT counts the number of occurrences of compare match A for TMR0. TMR0 and TMR1 are controlled independently. Conditions such as generation of interrupts, output from the TMO_n pin (n = 0, 1), and counter clear are in accordance with the settings for each channel.

27.6 Interrupt Sources

27.6.1 Interrupt Sources and DTC Activation

There are three interrupt sources for TMRn: CMIA_n, CMIB_n, and OVIn. Their interrupt sources and priorities are listed in Table 27.7.

It is also possible to activate the DTC by means of CMIA_n and CMIB_n interrupts.

Table 27.7 TMR Interrupt Sources

Name	Interrupt Sources	DTC Activation
CMIA0	TMR0.TCORA compare match	Possible
CMIB0	TMR0.TCORB compare match	Possible
OV10	TMR0.TCNT overflow	Not possible
CMIA1	TMR1.TCORA compare match	Possible
CMIB1	TMR1.TCORB compare match	Possible
OV11	TMR1.TCNT overflow	Not possible
CMIA2	TMR2.TCORA compare match	Possible
CMIB2	TMR2.TCORB compare match	Possible
OV12	TMR2.TCNT overflow	Not possible
CMIA3	TMR3.TCORA compare match	Possible
CMIB3	TMR3.TCORB compare match	Possible
OV13	TMR3.TCNT overflow	Not possible
CMIA4	TMR4.TCORA compare match	Possible
CMIB4	TMR4.TCORB compare match	Possible
OV14	TMR4.TCNT overflow	Not possible
CMIA5	TMR5.TCORA compare match	Possible
CMIB5	TMR5.TCORB compare match	Possible
OV15	TMR5.TCNT overflow	Not possible
CMIA6	TMR6.TCORA compare match	Possible
CMIB6	TMR6.TCORB compare match	Possible
OV16	TMR6.TCNT overflow	Not possible
CMIA7	TMR7.TCORA compare match	Possible
CMIB7	TMR7.TCORB compare match	Possible
OV17	TMR7.TCNT overflow	Not possible

27.6.2 Startup of the A/D Converter

The compare match A of TMR0, TMR2, TMR4, and TMR6 allows the A/D converter to be started.

An A/D conversion start request is issued to the A/D converter in response to a generation of compare match A when the TMRn.TCSR.ADTE bit is 1 (i.e., when an A/D conversion request in response to compare match A is enabled). In this case, the conversion trigger for the 8-bit timer should be selected in the A/D converter to start A/D conversion.

Table 27.8 Startup of A/D Converter

A/D Converter	TMR Unit No.	Target	A/D Conversion Start Request
S12AD, S12AD1, S12AD2 (12-bit A/D converter)	0	Compare match between TMR0.TCORA and TMR0.TCNT	TMTRG0AN_0
	1	Compare match between TMR2.TCORA and TMR2.TCNT	TMTRG0AN_1
	2	Compare match between TMR4.TCORA and TMR4.TCNT	TMTRG0AN_2
	3	Compare match between TMR6.TCORA and TMR6.TCNT	TMTRG0AN_3

27.7 Link Operation by ELC

27.7.1 Event Signal Output to ELC

The TMR uses the event link controller (ELC) to perform link operation to the previously specified module using the interrupt request signal as the event signal. The TMR outputs compare match A, compare match B, and overflow signals as event signals. Channels that can be used in this way are TMR0 to TMR3.

The event signal can be output regardless of the setting of the corresponding interrupt request enable bits (TMRn.TCR.OVIE, TMRn.TCR.CMIEA, and TMRn.TCR.CMIEB (n = 0 to 3)). For details, refer to section 19, Event Link Controller (ELC).

The event output function can be used for the cascaded operation.

27.7.2 TMR Operation when Receiving an Event Signal from ELC

The TMR can perform either of the following operations upon the event previously specified by the ELSRn register of the ELC. However, the ELC does not support the cascaded operation.

(1) Count Start

When the TMR count start operation is selected by the ELOPD register of the ELC and the event specified by ELSRn occurs, the TCSTR.TCS bit is set to 1, starting the TMR count operation. After the TMR count start operation is selected by the ELOPD register of the ELC, use the TCCR.CKS[2:0] and CSS[1:0] bits to select the count source.

If the specified event occurs while the TCS bit is 1, the event is ignored.

Write 0 to the TCSTR.TCS bit to stop counting.

When the count start event is input in the count stopped state, the TMR starts counting again according to the CKS[2:0] and CSS[1:0] bits.

The TCS bit is valid only when the ELOPD.TMR0MD[1:0], ELOPD.TMR1MD[1:0], ELOPD.TMR2MD[1:0], and ELOPD.TMR3MD[1:0] bits of the ELC select the count start operation.

(2) Event Count

When the TMR event count operation is selected by the ELOPD register of the ELC and the event specified by ELSRn occurs, the events are counted as the count source regardless of the TCCR.CKS[2:0] and CSS[1:0] bit settings. Reading the counter value returns the number of events that have been actually input.

(3) Count Restart

When the TMR count restart operation is selected by the ELOPD register of the ELC and the event specified by ELSRn occurs, the TCNT counter value is modified to the initial value. If the CKS[2:0] and CSS[1:0] bit settings are not disabling the clock input, the count operation is continued.

27.7.3 Notes on Operating TMR According to an Event Signal from ELC

The following describes the notes on operating the TMR using the event link feature.

(1) Count Start

When the event specified by *ELSRn* occurs during the write cycle to the *TCSTR.TCS* bit, the cycle is not completed; setting 1 according to the event occurrence takes priority.

(2) Event Count

When the event specified by *ELSRn* occurs during the write cycle to the *TCNT*, the cycle is not completed; event count operation according to the event occurrence takes priority.

(3) Count Restart

When the event specified by *ELSRn* occurs during the write cycle to the *TCNT*, the cycle is not completed; count value initialization according to the event occurrence takes priority.

27.8 Usage Notes

27.8.1 Module Stop State Setting

Operation of the TMR can be disabled or enabled by using the module stop control registers. The initial setting is for halting of TMR operation. Register access becomes possible after release from the module stop state. For details, refer to section 11, Low Power Consumption.

27.8.2 Notes on Setting Cycle

If the compare match is selected for counter clear, TCNT is cleared at the last PCLK in the cycle in which the value of TCNT matches with that of TCORA or TCORB. TCNT updates the counter value at this last state. Therefore, the counter frequency is obtained by the following formula (f: Counter frequency, PCLK: Operating frequency, N: TCORA and TCORB register setting value).

$$f = \text{PCLK} / (N + 1)$$

27.8.3 Conflict between TCNT Write and Counter Clear

If a counter clear signal is generated concurrently with CPU write to TCNT, the clear takes priority and the write is not performed as shown in Figure 27.15.




Figure 27.15 Conflict between TCNT Write and Counter Clear

27.8.4 Conflict between TCNT Write and Increment

Even if a counting-up signal is generated concurrently with CPU write to TCNT, the counting-up is not performed and the write takes priority as shown in Figure 27.16.




Figure 27.16 Conflict between TCNT Write and Increment

27.8.5 Conflict between TCORA or TCORB Write and Compare Match

Even if a compare match signal is generated simultaneously with CPU write to TCORA or TCORB as shown in Figure 27.17, the write takes priority and the compare match signal does not reach High level.




Figure 27.17 Conflict between TCORA or TCORB Write and Compare Match

27.8.6 Conflict between Compare Matches A and B

If compare match events A and B occur at the same time, the 8-bit timer operates in accordance with the priorities for the output methods high for compare match A and compare match B, as listed in Table 27.9.

Table 27.9 Timer Output Priorities

Output Setting	Priority
Toggle output	High
High output	↑
Low output	
No change	Low

27.8.7 Switching of Internal Clocks and TCNT Operation

TCNT may be incremented erroneously depending on when the internal clock is switched. Table 27.10 lists the relationship between the timing at which the internal clock is switched (by writing to the TCCR.CKS[2:0] bits) and the operation of TCNT.

When TCNT count clock is generated from an internal clock, the rising edge of the internal clock pulse are always monitored. If the signal levels of the clocks before and after switching change from low to high as shown in No. 2 in Table 27.10, the change is considered as an edge. Therefore, a TCNT count clock is generated and TCNT is incremented.

The erroneous increment of TCNT can also happen when switching between internal and internal clocks.

Table 27.10 Switching of Internal Clocks and TCNT Operation (1/2)





Table 27.10 Switching of Internal Clocks and TCNT Operation (2/2)



Note 1. Includes switching from low to stop, and from stop to low.

Note 2. Includes switching from stop to high.

Note 3. Generated because the change of the signal levels is considered as an edge; TCNT counter is incremented.

Note 4. Includes switching from high to stop.

27.8.8 Clock Source Setting with Cascaded Connection

If 16-bit counter mode and compare match count mode are specified at the same time, count clocks for TMR0.TCNT and TMR1.TCNT (TMR2.TCNT and TMR3.TCNT, TMR4.TCNT and TMR5.TCNT, TMR6.TCNT and TMR7.TCNT) are not generated, and the counter stops. Do not specify 16-bit counter mode and compare match count mode simultaneously.

27.8.9 Continuous Output of Compare Match Interrupt Signal

When TCORA or TCORB is set to 00h, PCLK/1 is set as the internal clock, and compare match is set as the counter clear source, the TCNT counter remains 00h and is not updated, and a compare match interrupt signal is output continuously to form a flat signal level.

At this time, the interrupt controller cannot detect the second and subsequent interrupts.

Figure 27.18 shows operation timing when the compare match interrupt signal is continuously output.




Figure 27.18 Continuous Output of Compare Match Interrupt Signal (n = 0 to 7)

28. Compare Match Timer (CMT)

This MCU has two on-chip compare match timer (CMT) units (unit 0 and unit 1), each consisting of a two-channel 16-bit timer (i.e., a total of four channels). The CMT has a 16-bit counter, and can generate interrupts at set intervals. In this section, “PCLK” is used to refer to PCLKB.

28.1 Overview

Table 28.1 lists the specifications for the CMT.

Figure 28.1 shows a block diagram of the CMT (unit 0). A two-channel CMT constitutes a unit. Unit 0 and unit 1 are the same in terms of specifications. Compare match timer start register 0 (CMSTR0) and compare match interrupts (CMI0 and CMI1) of unit 0 correspond to compare match timer start register 1 (CMSTR1) and compare match interrupts (CMI2 and CMI3) of unit 1.

Table 28.1 CMT Specifications

Item	Description
Count clocks	<ul style="list-style-type: none"> Four frequency dividing clocks One clock from PCLK/8, PCLK/32, PCLK/128, and PCLK/512 can be selected for each channel.
Interrupt	A compare match interrupt can be requested for each channel.
Event link function (output)	An event signal is output upon a CMT1 compare match.
Event link function (input)	Linking to the specified module is possible. CMT1 count start, event counter, or count restart operation is possible.
Low power consumption function	Each unit can be placed in a module stop state.




Figure 28.1 CMT (Unit 0) Block Diagram

28.2 Register Descriptions

28.2.1 Compare Match Timer Start Register 0 (CMSTR0)

Address(es): 0008 8000h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	STR1	STR0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	STR0	Count Start 0	0: CMT0.CMCNT count is stopped. 1: CMT0.CMCNT count is started.	R/W
b1	STR1	Count Start 1	0: CMT1.CMCNT count is stopped. 1: CMT1.CMCNT count is started.	R/W
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

28.2.2 Compare Match Timer Start Register 1 (CMSTR1)


Address(es): 0008 8010h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	STR3	STR2
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	STR2	Count Start 2	0: CMT2.CMCNT count is stopped. 1: CMT2.CMCNT count is started.	R/W
b1	STR3	Count Start 3	0: CMT3.CMCNT count is stopped. 1: CMT3.CMCNT count is started.	R/W
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

28.2.3 Compare Match Timer Control Register (CMCR)

Address(es): CMT0.CMCR 0008 8002h, CMT1.CMCR 0008 8008h, CMT2.CMCR 0008 8012h, CMT3.CMCR 0008 8018h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	CKS[1:0]	Clock Select	b1 b0 0 0: PCLK/8 0 1: PCLK/32 1 0: PCLK/128 1 1: PCLK/512	R/W
b5 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	CMIE	Compare Match Interrupt Enable	0: Compare match interrupt (CMIn) disabled 1: Compare match interrupt (CMIn) enabled	R/W
b7	—	Reserved	This bit is read as undefined. The write value should be 1.	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

CKS[1:0] Bits (Clock Select)

These bits select the count source from four frequency dividing clocks obtained by dividing the peripheral module clock (PCLK).


When the CMSTRm.STRn (m = 0, 1; n = 0 to 3) bit is set to 1, the CMCNT counter starts counting up on the clock selected with the CKS[1:0] bits.

CMIE Bit (Compare Match Interrupt Enable)

The CMIE bit enables or disables compare match interrupt (CMIn) (n = 0 to 3) generation when the CMCNT counter and the CMCOR register values match.

28.2.4 Compare Match Counter (CMCNT)

Address(es): CMT0.CMCNT 0008 8004h, CMT1.CMCNT 0008 800Ah, CMT2.CMCNT 0008 8014h, CMT3.CMCNT 0008 801Ah



The CMCNT counter is a readable/writable up-counter.

When an frequency dividing clock is selected by the CMCOR.CKS[1:0] bits and the CMSTRm.STRn (m = 0, 1; n = 0 to 3) bit is set to 1, the CMCNT counter starts counting up using the selected clock.

When the value in the CMCNT counter and the value in the CMCOR register match, the CMCNT counter is set to 0000h. At the same time, a compare match interrupt (CMIn) (n = 0 to 3) is generated.

28.2.5 Compare Match Constant Register (CMCOR)

Address(es): CMT0.CMCOR 0008 8006h, CMT1.CMCOR 0008 800Ch, CMT2.CMCOR 0008 8016h, CMT3.CMCOR 0008 801Ch



The CMCOR register is a readable/writable register to set a value for compare match with the CMCNT counter.

28.3 Operation

28.3.1 Periodic Count Operation

When an frequency dividing clock is selected by the CMCR.CKS[1:0] bits and the CMSTRm.STRn (m = 0, 1; n = 0 to 3) bit is set to 1, the CMCNT counter starts counting up using the selected clock.

When the value in the counter and the value in the register match, a compare match interrupt (CMIn) (n = 0 to 3) is generated. The CMCNT counter then starts counting up again from 0000h. Figure 28.2 shows the operation of the CMCNT counter.




Figure 28.2 CMCNT Counter Operation

28.3.2 CMCNT Count Timing

As the count clock to be input to the CMCNT counter, one of four frequency dividing clocks (PCLK/8, PCLK/32, PCLK/128, and PCLK/512) obtained by dividing the peripheral module clock (PCLK) can be selected with the CMCR.CKS[1:0] bits. Figure 28.3 shows the timing of the CMCNT counter.




Figure 28.3 CMCNT Count Timing

28.4 Interrupts

28.4.1 Interrupt Sources

The CMT has channels and each of them to which a different vector address is allocated has a compare match interrupt (CMI_n) (n = 0 to 3). When a compare match interrupt occurs, the corresponding interrupt request is output.

When the interrupt request is used to generate a CPU interrupt, the priority of channels can be changed by the interrupt controller settings. For details, see section 14, Interrupt Controller (ICUC).

Table 28.2 CMT Interrupt Sources

Name	Interrupt Sources	DTC Activation	DMAC Activation
CMI0	Compare match in CMT0	Possible	Possible
CMI1	Compare match in CMT1	Possible	Possible
CMI2	Compare match in CMT2	Possible	Possible
CMI3	Compare match in CMT3	Possible	Possible

28.4.2 Timing of Compare Match Interrupt Generation

When the CMCNT counter and the CMCOR register match, a compare match interrupt (CMI_n) (n = 0 to 3) is generated. A compare match signal is generated at the last state in which the values match (the timing when the CMCNT counter updates the matched count value). That is, after a match between the CMCOR register and the CMCNT counter, the compare match signal is not generated until the next the CMCNT counter input clock.

Figure 28.4 shows the timing of a compare match interrupt.




Figure 28.4 Timing of a Compare Match Interrupt

28.5 Link Operations by ELC

28.5.1 Event Signal Output to ELC

The CMT uses the event link controller (ELC) to perform link operation to a preset module using the interrupt request signal as the event signal. The CMT outputs the event signal upon a CMT1 compare match.

The event signal can be output regardless of the setting of the corresponding interrupt request enable bit (CMTn.CMCR.CMIE).

28.5.2 CMT Operation When Receiving an Event Signal from ELC

The CMT can perform either of the following operations upon the event preset by the ELSR7 register of the ELC.

(1) Count Start

When the CMT count start operation is selected by the ELOPC register of the ELC and the event specified by ELSR7 occurs, the CMSTR0.STR1 bit is set to 1, starting the CMT count operation.

However, if the specified event occurs while the CMSTR0.STR1 bit is 1, the event is ignored.

(2) Event Count

When the CMT event count operation is selected by the ELOPC register of the ELC and the event specified by ELSR7 occurs with the CMSTR0.STR1 bit being 1, the events are counted as the count source regardless of the CMT1.CMCR.CKS[1:0] bit setting. Reading the counter value returns the number of events that have been actually input.

(3) Count Restart

When the CMT count restart operation is selected by the ELOPC register of the ELC and the event specified by ELSR7 occurs, the CMT1.CMCNT counter value is modified to the initial value. If the CMSTR0.STR1 bit is 1 here, the count operation can be continued.

28.5.3 Notes on Operating CMT According to an Event Signal from ELC

The following describes the notes on operating the CMT using the event link feature.

(1) Count Start

When the event specified by ELSR7 occurs during the write cycle to the CMSTR0.STR1 bit, the cycle is not completed; setting 1 according to the event occurrence takes priority.

(2) Event Count

When the event specified by ELSR7 occurs during the write cycle to the CMT1.CMCNT, the cycle is not completed; event count operation according to the event occurrence takes priority.

(3) Count Restart

When the event specified by ELSR7 occurs during the write cycle to the CMT1.CMCNT, the cycle is not completed; count value initialization according to the event occurrence takes priority.

28.6 Usage Notes

28.6.1 Setting the Module Stop Function

The CMT can be enabled or disabled using the module stop control register. After a reset, the CMT is in the module stop state. The registers can be accessed by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

28.6.2 Conflict between CMCNT Counter Writing and Compare Match

When the compare match signal is generated while writing to the CMCNT counter, clearing the CMCNT counter has priority over writing to it. In this case, the CMCNT counter is not written to. Figure 28.5 shows the timing to clear the CMCNT counter.




Figure 28.5 Conflict between CMCNT Counter Writing and Compare Match

28.6.3 Conflict between CMCNT Counter Writing and Incrementing

If writing to the counter and the incrementing conflict, the writing has priority over the incrementing. Figure 28.6 shows the timing to write the CMCNT counter.




Figure 28.6 Conflict between CMCNT Counter Writing and Incrementing

29. Watchdog Timer (WDTA)

The watchdog timer (WDT) is a 14-bit down-counter. It can be used to reset this MCU when the counter underflows because its value cannot be refreshed due to the system being out of control.

In addition, a non-maskable interrupt can be generated by an underflow.

The refresh-permitted period can be set to refresh the counter and used as the condition to detect when the system runs out of control.

In this section, “PCLK” is used to refer to PCLKB.

29.1 Overview

Table 29.1 lists the specifications of the WDT and Figure 29.1 shows a block diagram of the WDT.

Table 29.1 WDT Specifications

Item	Specifications
Count source	Peripheral module clock (PCLK)
Clock division ratio	Divide by 4, 64, 128, 512, 2048, or 8192
Counter operation	Counting down using a 14-bit down-counter
Conditions for starting the counter	<ul style="list-style-type: none"> Auto-start mode: Counting automatically starts after a reset is released Register start mode: Counting is started by refresh operation (writing 00h and then FFh to the WDTRR register)
Conditions for stopping the counter	<ul style="list-style-type: none"> Reset (the down-counter and other registers return to their initial values) In low power consumption states A counter underflows or a refresh error occurs (only in register start mode)
Window function	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)
Watchdog timer Reset sources	<ul style="list-style-type: none"> Down-counter underflows Refreshing outside the refresh-permitted period (refresh error)
Non-maskable interrupt/interrupt sources	<ul style="list-style-type: none"> Down-counter underflows Refreshing outside the refresh-permitted period (refresh error)
Reading the counter value	The down-counter value can be read by the WDTSR register.





Figure 29.1 WDT Block Diagram

29.2 Register Descriptions

29.2.1 WDT Refresh Register (WDTRR)

Address(es): 0008 8020h



Bit	Description	R/W
b7 to b0	The down-counter is refreshed by writing 00h and then writing FFh to this register	R/W

WDTRR refreshes the down-counter of the WDT.

The down-counter of the WDT is refreshed by writing 00h and then writing FFh to WDTRR (refresh operation) within the refresh-permitted period.

After the down-counter has been refreshed, it starts counting down from the value selected by setting the WDTTOPS[1:0] bits in option function select register 0 (OFS0) in auto-start mode. In register start mode, counting down starts from the value selected by setting the WDTCR.TOPS[1:0] bits.

When 00h is written, the read value is 00h, when a value other than 00h is written, the read value is FFh.

For details of the refresh operation, refer to section 29.3.3, Refresh Operation.

29.2.2 WDT Control Register (WDTCR)

Address(es): 0008 8022h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	RPSS[1:0]	—	—	RPES[1:0]	CKS[3:0]			—	—	TOPS[1:0]				
0	0	1	1	0	0	1	1	1	1	1	1	0	0	1	1

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b1, b0	TOPS[1:0]	Timeout Period Selection	b1 b0 0 0: 1024 cycles (03FFh) 0 1: 4096 cycles (0FFFh) 1 0: 8192 cycles (1FFFh) 1 1: 16384 cycles (3FFFh)	R/W
b3, b2	—	Reserved	These bits are read as 0 and cannot be modified.	R
b7 to b4	CKS[3:0]	Clock Division Ratio Selection	b7 b4 0 0 0 1: Divide-by-4 0 1 0 0: Divide-by-64 1 1 1 1: Divide-by-128 0 1 1 0: Divide-by-512 0 1 1 1: Divide-by-2048 1 0 0 0: Divide-by-8192 Setting other than above are prohibited.	R/W
b9, b8	RPES[1:0]	Window End Position Selection	b9 b8 0 0: 75% 0 1: 50% 1 0: 25% 1 1: 0% (window end position is not specified)	R/W
b11, b10	—	Reserved	These bits are read as 0 and cannot be modified.	R
b13, b12	RPSS[1:0]	Window Start Position Selection	b13 b12 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% (window start position is not specified)	R/W
b15, b14	—	Reserved	These bits are read as 0 and cannot be modified.	R

There are some restrictions on writing to the WDTCR register. For details, refer to section 29.3.2, Control over Writing to the WDTCR and WDTRCR Registers.

In auto-start mode, the settings in the WDTCR register are disabled, and the settings in option function select register 0 (OFS0) are enabled. The bit setting made to the WDTCR register can also be made in OFS0 register. For details, refer to section 29.3.7, Correspondence between Option Function Select Register 0 (OFS0) and WDT Registers.

TOPS[1:0] Bits (Timeout Period Selection)

These bits select the timeout period (period until the down-counter underflows) from among 1024, 4096, 8192, and 16384 cycles, taking the divided clock specified by the CKS[3:0] bits as one cycle.

After the down-counter is refreshed, the combination of the CKS[3:0] and TOPS[1:0] bits determines the time (number of PCLK cycles) until the counter underflows.

Relations between the CKS[3:0] and TOPS[1:0] bit settings, the timeout period, and the number of PCLK cycles are listed in Table 29.2.

Table 29.2 Timeout Period Settings

CKS[3:0] Bits				TOPS[1:0] Bits		Clock Division Ratio	Timeout Period (Number of Cycles)	Cycles of PCLK Clock
b7	b6	b5	b4	b1	b0			
0	0	0	1	0	0	Divide-by-4	1024	4096
				0	1		4096	16384
				1	0		8192	32768
				1	1		16384	65536
0	1	0	0	0	0	Divide-by-64	1024	65536
				0	1		4096	262144
				1	0		8192	524288
				1	1		16384	1048576
1	1	1	1	0	0	Divide-by-128	1024	131072
				0	1		4096	524288
				1	0		8192	1048576
				1	1		16384	2097152
0	1	1	0	0	0	Divide-by-512	1024	524288
				0	1		4096	2097152
				1	0		8192	4194304
				1	1		16384	8388608
0	1	1	1	0	0	Divide-by-2048	1024	2097152
				0	1		4096	8388608
				1	0		8192	16777216
				1	1		16384	33554432
1	0	0	0	0	0	Divide-by-8192	1024	8388608
				0	1		4096	33554432
				1	0		8192	67108864
				1	1		16384	134217728

CKS[3:0] Bits (Clock Division Ratio Selection)

These bits specify the division ration of the clock used for the down-counter. The division ration can be selected from among the peripheral module clock (PCLK) divided by 4, 64, 128, 512, 2048, and 8192. Combined with the TOPS[1:0] bit setting, a count period between 4,096 and 134,217,728 cycles of the PCLK clock can be selected for the WDT.

RPES[1:0] Bits (Window End Position Selection)

These bits specify the window end position that indicates the refresh-permitted period. 75%, 50%, 25%, or 0% of the timeout period can be selected for the window end position. The selected window end position should be a value smaller than the window start position (window start position > window end position). If the window end position is greater than the window start position, only the window start position setting is enabled.

RPSS[1:0] Bits (Window Start Position Selection)

These bits specify the window start position that indicates the refresh-permitted period. 25%, 50%, 75%, or 100% of the timeout period can be selected for the window end position. The window start position should be set to a value greater the window end position. If the window start position is set to a value smaller than or equal to the window end position, the window end position is set to 0%.

Table 29.3 lists the counter values for the window start and end positions and Figure 29.2 shows the refresh-permitted period set by the RPSS[1:0], RPES[1:0], and TOPS[1:0] bits.

Table 29.3 Relationship between Timeout Period and Window Start and End Counter Values

TOPS[1:0] Bits		Timeout Period		Window Start and End Counter Value			
		Cycles	Counter Value	100%	75%	50%	25%
0	0	1024	03FFh	03FFh	02FFh	01FFh	00FFh
0	1	4096	0FFFh	0FFFh	0BFFh	07FFh	03FFh
1	0	8192	1FFFh	1FFFh	17FFh	0FFFh	07FFh
1	1	16384	3FFFh	3FFFh	2FFFh	1FFFh	0FFFh





Figure 29.2 RPSS[1:0] and RPES[1:0] Bit Settings and the Refresh-Permitted Period

29.2.3 WDT Status Register (WDTSR)

Address(es): 0008 8024h



Bit	Symbol	Bit Name	Description	R/W
b13 to b0	CNTVAL[13:0]	Down-Counter Value	Value counted by the down-counter	R
b14	UNDFE	Underflow Flag	0: No underflow occurred 1: Underflow occurred	R(/W) *1
b15	REFEF	Refresh Error Flag	0: No refresh error occurred 1: Refresh error occurred	R(/W) *1

Note 1. Only 0 can be written to clear the flag.

CNTVAL[13:0] Bits (Down-Counter Value)

Read these bits to confirm the value of the down-counter, but note that the read value may differ from the actual count by a value of one count.

UNDFE Flag (Underflow Flag)

Read this flag to confirm whether or not an underflow has occurred in the down-counter.

The value 1 indicates that the down-counter has underflowed. The value 0 indicates that the down-counter has not underflowed.

Write 0 to the UNDFE flag to set the value to 0. Writing 1 has no effect.

REFEF Flag (Refresh Error Flag)


Read this flag to confirm whether or not a refresh error (performing a refresh operation during a refresh-prohibited period) has occurred.

The value 1 indicates that a refresh error has occurred. The value 0 indicates that no refresh error has occurred.

Write 0 to the REFEF flag to set the value to 0. Writing 1 has no effect.

29.2.4 WDT Reset Control Register (WDTRCR)

Address(es): 0008 8026h



Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 0 and cannot be modified.	R
b7	RSTIRQS	Reset Interrupt Request Selection	0: Non-maskable interrupt request or interrupt request output is enabled 1: Reset output is enabled	R/W

There are some restrictions on writing to the WDTRCR register. For details, refer to section 29.3.2, Control over Writing to the WDTCR and WDTRCR Registers.

In auto-start mode, the WDTRCR register settings are disabled, and the settings in option function select register 0 (OFS0) are enabled. The bit setting made to the WDTCR register can also be made in the OFS0 register. For details, refer to section 29.3.7, Correspondence between Option Function Select Register 0 (OFS0) and WDT Registers.

29.2.5 Option Function Select Register 0 (OFS0)

For details on the OFS0 register, refer to section 29.3.7, Correspondence between Option Function Select Register 0 (OFS0) and WDT Registers.

29.3 Operation

29.3.1 Count Operation in Each Start Mode

The WDT has two start modes: auto-start mode, in which counting automatically starts after a reset is released, and register start mode, in which counting is started by refresh operation (writing to the register).

In auto-start mode, counting automatically starts after a reset is released in accordance with the settings in option function select register 0 (OFS0) in the ROM.

In register start mode, counting is started by refresh operation (writing to the register) after the respective registers are set after a reset is released.

Select auto-start mode or register start mode by setting the OFS0.WDTSTRT bit.

When the auto-start mode is selected, the settings in the WDTCR and WDTRCR registers are disabled, and the settings in the OFS0 register are enabled.

On the other hand, when the register start mode is selected, the setting of the OFS0 register is disabled, and the settings of the WDTCR and WDTRCR registers are enabled.

29.3.1.1 Register Start Mode

When the OFS0.WDTSTRT bit is 1, register start mode is selected, and the WDTCR and WDTRCR registers are enabled.

After a reset is released, set the clock division ratio, window start and end positions, and timeout period in the WDTCR register, and the reset output or interrupt request output in the WDTRCR register. Then, refresh the down-counter to start counting down from the value set by the WDTCR.TOPS[1:0] bits.

Thereafter, as long as the counter is refreshed in the refresh-permitted period, the value in the counter is re-set each time the counter is refreshed and counting down continues. The WDT does not output the reset signal as long as this continues. However, if the down-counter underflows because the down-counter cannot be refreshed due to a program runaway, or if a refresh error occurs because the counter was refreshed outside the refresh-permitted period, the WDT outputs a reset signal or a non-maskable interrupt request/interrupt request (WUNI). Reset output or interrupt request output can be selected by setting the WDTRCR.RSTIRQS bit.

Figure 29.3 shows an example of operation under the following conditions.

- Register start mode (OFS0.WDTSTRT = 1)
- Reset output is enabled (WDTRCR.RSTIRQS = 1)
- The window start position is 75% (WDTCR.RPSS[1:0] = 10b)
- The window end position is 25% (WDTCR.RPES[1:0] = 10b)




Figure 29.3 Operation Example in Register Start Mode

29.3.1.2 Auto-Start Mode

When the WDTSTRT bit in option function select register 0 (OFS0) is 0, auto-start mode is selected, the WDTCR and WDTRCR registers are disabled, and the settings in the OFS0 register are enabled.

Within the reset state, the setting values (clock division ratio, window start and end positions, timeout period, and reset output or interrupt request) of the OFS0 register are set in the WDT registers.

When the reset is released, the down-counter automatically starts counting down from the value set by the OFS0.WDTPS[1:0] bits.

After that, as long as the counter is refreshed in the refresh-permitted period, the value in the counter is re-set each time the counter is refreshed and counting down continues. The WDT does not output the reset signal as long as this continues.

However, if the down-counter underflows because refreshing of the down-counter is not possible due to the program having entered crashed execution or if a refresh error occurs due to refreshing outside the refresh-permitted period, the WDT outputs the reset signal or non-maskable interrupt request/interrupt request (WUNI).

After the reset signal or non-maskable interrupt request/interrupt request is output of for one cycle of counting, the value of the timeout period is set in the down-counter counting is restarted.

Reset output or interrupt request output can be selected by setting the OFS0.WDTRSTIRQS bit.

Figure 29.4 shows an example of operation (non-maskable interrupt) under the following conditions.

- Auto start mode (OFS0.WDTSTRT = 0)
- Non-maskable interrupt request output is enabled (OFS0.WDTRSTIRQS = 0)
- The window start position is 75% (OFS0.WDTRPSS[1:0] = 10b)
- The window end position is 25% (OFS0.WDTRPES[1:0] = 10b)




Figure 29.4 Operation Example in Auto-Start Mode

29.3.2 Control over Writing to the WDTCR and WDTRCR Registers

Writing to the WDTCR or WDTRCR register is only possible once between the release from the reset state and the first refresh operation.

After a refresh operation (counting starts) or by writing to the WDTCR or WDTRCR register, the protection signal in the WDT becomes 1 to protect the WDTCR and WDTRCR registers against subsequent attempts at writing.

This protection is released by the reset source of the WDT. With other reset sources, the protection is not released.

Figure 29.5 shows control waveforms produced in response to writing to the WDTCR register.




Figure 29.5 Control Waveforms Produced in Response to Writing to the WDTCR Register

29.3.3 Refresh Operation

The down-counter is refreshed by writing the values 00h and then FFh to the WDTRR register. If a value other than FFh is written after 00h, the down-counter is not refreshed. After such invalid writing, correct refreshing is performed by again writing to 00h and then FFh to the WDTRR register.

Even if a register other than the WDTRR register is accessed or the WDTRR register is read between writing 00h and writing FFh to the WDTRR register, correct refreshing will be done.

Writing to refresh the counter must be performed within the refresh-permitted period. Whether writing is done within the refresh-permitted period is determined when writing FFh. For this reason, correct refreshing will be done even if 00h is written outside the refresh-permitted period.

[Sample sequences of writing that are valid for refreshing the counter]

- 00h → FFh
- 00h (n-1-th time) → 00h (nth time) → FFh
- 00h → access to another register or read from the WDTRR register → FFh

[Sample sequences of writing that are not valid for refreshing the counter]

- 23h (a value other than 00h) → FFh
- 00h → 54h (a value other than FFh)
- 00h → AAh (00h and a value other than FFh) → FFh

After FFh is written to the WDTRR register, refreshing the down-counter requires up to four cycles of the signal for counting. Therefore, writing FFh to the WDTRR register should be completed four-count cycles before the down-counter underflows.

Figure 29.6 shows the WDT refresh-operation waveforms when the clock division ratio = PCLK/64.




Figure 29.6 WDT Refresh Operation Waveforms (WDTCR.CKS[3:0] = 0100b, WDTCR.TOPS[1:0] = 01b)

29.3.4 Reset Output

When the WDTRCR.RSTIRQS bit is set to 1 in register start mode or when the WDTRSTIRQS bit in option function select register 0 (OFS0) is set to 1 in auto-start mode, a reset signal is output for one-count cycle when an underflow in the down-counter or a refresh error occurs.

In register start mode, the down-counter is initialized (all bits set to 0) and stopped in that state after output of the reset signal. After the reset is released and the program is restarted, the counter is set up again and counting down is started by refreshing.

In auto-start mode, counting down automatically starts after the reset is released.

29.3.5 Interrupt Source

When the WDTRCR.RSTIRQS bit is set to 0 in register start mode or when the OFS0.WDTRSTIRQS bit is set to 0 in auto-start mode, an interrupt (WUNI) signal is generated when an underflow in the counter or a refresh error occurs. This interrupt can be used as a non-maskable interrupt and an interrupt. For details, refer to section 14, Interrupt Controller (ICUC).

Table 29.4 WDT Interrupt Source

Name	Interrupt Source	DTC Activation	DMAC Activation
WUNI	Down-counter underflow Refresh error	Not possible	Not possible

29.3.6 Reading the Down-Counter Value

The WDT stores the counter value in the WDTSR.CNTVAL[13:0] bits. Thus, the counter value can be checked through the WDTSR.CNTVAL[13:0] bits.

Figure 29.7 shows the processing for reading the WDT down-counter value when the clock division ratio = PCLK/64.




Figure 29.7 Processing for Reading WDT Down-Counter Value (WDTCR.CKS[3:0] = 0100b, WDTCR.TOP[1:0] = 01b)

29.3.7 Correspondence between Option Function Select Register 0 (OFS0) and WDT Registers

Table 29.5 lists the correspondence between option function select register 0 (OFS0) used in auto-start mode and the registers used in register start mode.

Do not change the OFS0 register setting during WDT operation.

For details on the OFS0 register, refer to section 7.2.3, Option Function Select Register 0 (OFS0).

Table 29.5 Correspondence between Option Function Select Register 0 (OFS0) and WDT Registers

Target of Control	Function	OFS0 Register (Enabled in Auto-Start Mode) OFS0.WDTSTRT = 0	WDT Registers (Enabled in Register Start Mode) OFS0.WDTSTRT = 1
Down-counter	Timeout period selection	OFS0.WDTTOPS[1:0]	WDTCR.TOP[1:0]
	Clock division ratio selection	OFS0.WDTCKS[3:0]	WDTCR.CKS[3:0]
	Window start position selection	OFS0.WDTRPSS[1:0]	WDTCR.RPSS[1:0]
	Window end position selection	OFS0.WDTRPES[1:0]	WDTCR.RPES[1:0]
Reset output or interrupt request output	Reset output or interrupt request output selection	OFS0.WDTRSTIRQS	WDTCR.RSTIRQS

30. Independent Watchdog Timer (IWDTa)

In this section, “PCLK” is used to refer to PCLKB.

30.1 Overview

The independent watchdog timer (IWDT) can be used to detect programs being out of control.

The user can detect when a program runs out of control if an underflow occurs, by creating a program that refreshes the IWDT counter before it underflows.

The functions of the IWDT are different from those of the WDT in the following respects.

- The divided IWDT-dedicated clock (IWDTCLK) is used as the count source (not affected by the PCLK).
- When making a transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode, the IWDTCSSTPR.SLCSTP bit or the OFS0.IWDTSLCSTP bit can be used to select whether to stop the counter or not.

Table 30.1 lists the specifications of the IWDT and Figure 30.1 shows a block diagram of the IWDT.

Table 30.1 IWDT Specifications

Item	Description
Count source*1	IWDT-dedicated clock (IWDTCLK)
Clock divide ratio	Divide by 1, 16, 32, 64, 128, or 256
Counter operation	Counting down using a 14-bit down-counter
Conditions for starting the counter	<ul style="list-style-type: none"> • Auto-start mode: Counting automatically starts after a reset is released • Register start mode: Counting is started by refresh operation (writing 00h and then FFh to the IWDTRR register).
Conditions for stopping the counter	<ul style="list-style-type: none"> • Reset (the down-counter and other registers return to their initial values) • In low power consumption states (depends on the register setting*2) • A counter underflows or a refresh error occurs (only in register start mode)
Window function	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)
Reset output sources	<ul style="list-style-type: none"> • Down-counter underflows • Refreshing outside the refresh-permitted period (refresh error)
Non-maskable interrupt/ interrupt sources	<ul style="list-style-type: none"> • Down-counter underflows • Refreshing outside the refresh-permitted period (refresh error)
Reading the counter value	The down-counter value can be read by the IWDTSR register.
Event link function (output)	<ul style="list-style-type: none"> • Down-counter underflow event output • Refresh error event output
Output signal (internal signal)	<ul style="list-style-type: none"> • Reset output • Interrupt request output • Sleep mode count stop control output
Auto-start mode (controlled by option function select register 0 (OFS0))	<ul style="list-style-type: none"> • Selecting the clock frequency divide ratio after a reset (OFS0.IWDTCKS[3:0] bits) • Selecting the timeout period of the independent watchdog timer (OFS0.IWDTTOPS[1:0] bits) • Selecting the window start position in the independent watchdog timer (OFS0.IWDTRPSS[1:0] bits) • Selecting the window end position in the independent watchdog timer (OFS0.IWDRPES[1:0] bits) • Selecting the reset output or interrupt request output (OFS0.IWDRSTIRQS bit) • Selecting the down-count stop function at transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode (OFS0.IWDTSLCSTP bit)
Register start mode (controlled by the IWDT registers)	<ul style="list-style-type: none"> • Selecting the clock frequency divide ratio after refreshing (IWDTCR.CKS[3:0] bits) • Selecting the timeout period of the independent watchdog timer (IWDTCR.TOPS[1:0] bits) • Selecting the window start position in the independent watchdog timer (IWDTCR.RPSS[1:0] bits) • Selecting the window end position in the independent watchdog timer (IWDTCR.RPES[1:0] bits) • Selecting the reset output or interrupt request output (IWDTCR.RSTIRQS bit) • Selecting the down-count stop function at transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode (IWDTCSSTPR.SLCSTP bit)

Note 1. Satisfy the frequency of the peripheral module clock (PCLK) $\geq 4 \times$ (the frequency of the count source after divide).

Note 2. When the OFS0.IWDTSLCSTP bit is 1 in auto-start mode, and when the IWDTCSSTPR.SLCSTP bit is 1 in register start mode.

To use the IWDT, the IWDT-dedicated clock (IWDTCLK) should be supplied so that the IWDT operates even if the peripheral module clock (PCLK) stops. The bus interface and registers operate with PCLK, and the 14-bit counter and control circuits operate with IWDTCLK.

Figure 30.1 is a block diagram of the IWDT.





Figure 30.1 IWDT Block Diagram

30.2 Register Descriptions

30.2.1 IWDt Refresh Register (IWDTRR)

Address(es): IWDt.IWDTRR 0008 8030h



Bit	Description	R/W
b7 to b0	The counter is refreshed by writing 00h and then writing FFh to this register.	R/W

The IWDTRR register refreshes the counter of the IWDt.

The counter of the IWDt is refreshed by writing 00h and then writing FFh to the IWDTRR register (refresh operation) within the refresh-permitted period.

After the counter has been refreshed, it starts counting down from the value selected by the IWDTTOPS[1:0] bits in option function select register 0 (OFS0) in auto-start mode. In register start mode, counting down starts from the value selected by setting the IWDTCR.TOPS[1:0] bits in the first refresh operation after a reset is released.

When 00h is written, the read value is 00h. When a value other than 00h is written, the read value is FFh.

For details of the refresh operation, refer to section 30.3.3, Refresh Operation.

30.2.2 IWDT Control Register (IWDTCR)

Address(es): IWDT.IWDTCR 0008 8032h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	RPSS[1:0]	—	—	RPES[1:0]	CKS[3:0]			—	—	TOPS[1:0]				
0	0	1	1	0	0	1	1	1	1	1	1	0	0	1	1

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b1, b0	TOPS[1:0]	Timeout Period Select	b1 b0 0 0: 1024 cycles (03FFh) 0 1: 4096 cycles (0FFFh) 1 0: 8192 cycles (1FFFh) 1 1: 16384 cycles (3FFFh)	R/W
b3, b2	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b7 to b4	CKS[3:0]	Clock Divide Ratio Select	b7 b4 0 0 0 0: No division 0 0 1 0: Divide-by-16 0 0 1 1: Divide-by-32 0 1 0 0: Divide-by-64 1 1 1 1: Divide-by-128 0 1 0 1: Divide-by-256 Other settings are prohibited.	R/W
b9, b8	RPES[1:0]	Window End Position Select	b9 b8 0 0: 75% 0 1: 50% 1 0: 25% 1 1: 0% (window end position is not specified.)	R/W
b11, b10	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b13, b12	RPSS[1:0]	Window Start Position Select	b13 b12 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% (window start position is not specified.)	R/W
b15, b14	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R

There are some restrictions on writing to the IWDTCR register. For details, refer to section 30.3.2, Control over Writing to the IWDTCR, IWDTRCR, and IWDTCSPTPR Registers.

In auto-start mode, the settings in the IWDTCR register are disabled, and the settings in option function select register 0 (OFS0) are enabled. The bit setting made to the IWDTCR register can also be made in the OFS0 register. For details, refer to section 30.3.8, Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers.

TOPS[1:0] Bits (Timeout Period Select)

These bits select the timeout period (period until the counter underflows) from among 1024, 4096, 8196, or 16384 cycles, taking the divided clock specified by the CKS[3:0] bits as one cycle.

After the counter is refreshed, the combination of the CKS[3:0] and TOPS[1:0] bits determines the time (number of IWDTCLK cycles) until the counter underflows.

Relations between the CKS[3:0] and TOPS[1:0] bit setting, the timeout period, and the number of IWDTCLK cycles are listed in Table 30.2.

Table 30.2 Settings and Timeout Periods

CKS[3:0] Bits				TOPS[1:0] Bits		Clock Divide Ratio	Timeout Period (Number of Cycles)	Cycles of IWDTCLK
b7	b6	b5	b4	b1	b0			
0	0	0	0	0	0	No division	1024	1024
				0	1		4096	4096
				1	0		8192	8192
				1	1		16384	16384
0	0	1	0	0	0	Divide-by-16	1024	16384
				0	1		4096	65536
				1	0		8192	131072
				1	1		16384	262144
0	0	1	1	0	0	Divide-by-32	1024	32768
				0	1		4096	131072
				1	0		8192	262144
				1	1		16384	524288
0	1	0	0	0	0	Divide-by-64	1024	65536
				0	1		4096	262144
				1	0		8192	524288
				1	1		16384	1048576
1	1	1	1	0	0	Divide-by-128	1024	131072
				0	1		4096	524288
				1	0		8192	1048576
				1	1		16384	2097152
0	1	0	1	0	0	Divide-by-256	1024	262144
				0	1		4096	1048576
				1	0		8192	2097152
				1	1		16384	4194304

CKS[3:0] Bits (Clock Divide Ratio Select)

These bits select the IWDTCLK clock divide ratio from among divide-by 1, 16, 32, 64, 128, and 256. Combination with the TOPS[1:0] bit setting, a count period between 1024 and 4194304 cycles of the IWDTCLK clock can be selected for the IWDT.

RPES[1:0] Bits (Window End Position Select)

These bits select 75%, 50%, 25% or 0% of the count period for the window end position of the counter. The window end position should be a value smaller than the window start position (window start position > window end position). If the window end position is greater than the window start position, only the window start position setting is enabled.

The counter values for the window start and end positions selected by setting the RPSS[1:0] and RPES[1:0] bits change depending on the TOPS[1:0] bit setting.

Table 30.3 lists the counter values for the window start and end positions corresponding to TOPS[1:0] bit values.

Table 30.3 Relationship between Timeout Period and Window Start and End Counter Values

TOPS[1:0] Bits		Timeout Period		Window Start and End Counter Value			
b1	b0	Cycles	Counter Value	100%	75%	50%	25%
0	0	1024	03FFh	03FFh	02FFh	01FFh	00FFh
0	1	4096	0FFFh	0FFFh	0BFFh	07FFh	03FFh
1	0	8192	1FFFh	1FFFh	17FFh	0FFFh	07FFh
1	1	16384	3FFFh	3FFFh	2FFFh	1FFFh	0FFFh

RPSS[1:0] Bits (Window Start Position Select)

These bits select a counter window start position from 100%, 75%, 50%, or 25% of the count period (100% when the count starts and 0% when the counter underflows). The interval between the window start position and window end position is the refresh-permitted period and the other periods are refresh-prohibited periods.

Figure 30.2 shows the relationship between of the RPSS[1:0] and RPES[1:0] bit setting and the refresh-permitted and refresh-prohibited periods.





Figure 30.2 RPSS[1:0] and RPES[1:0] Bit Settings and the Refresh-Permitted Period

30.2.3 IWDT Status Register (IWDTSR)

Address(es): IWDT.IWDTSR 0008 8034h



Bit	Symbol	Bit Name	Description	R/W
b13 to b0	CNTVAL[13:0]	Counter Value	Value counted by the counter	R
b14	UNDF	Underflow Flag	0: No underflow occurred 1: Underflow occurred	R/(W) *1
b15	REFEF	Refresh Error Flag	0: No refresh error occurred 1: Refresh error occurred	R/(W) *1

Note 1. Only 0 can be written to clear the flag.

The IWDTSR register is initialized by the reset source of the IWDT. The IWDTSR register is not initialized by other reset sources.

CNTVAL[13:0] Bits (Counter Value)

These bits are used to confirm the counter value of the counter, but note that the read value may differ from the actual count by a value of one count.

UNDF Flag (Underflow Flag)

This bit is used to confirm whether or not an underflow has occurred in the counter.

The value 1 indicates that the counter has underflowed. The value 0 indicates that the counter has not underflowed. Write 0 to the UNDF flag to set the value to 0. Writing 1 has no effect.

REFEF Flag (Refresh Error Flag)

This bit is used to confirm whether or not a refresh error (performing a refresh operation during a refresh-prohibited period).

The value 1 indicates that a refresh error has occurred. The value 0 indicates that no refresh error has occurred. Write 0 to the REFEF flag to set the value to 0. Writing 1 has no effect.

30.2.4 IWDT Reset Control Register (IWDTRCR)

Address(es): IWDTRCR 0008 8036h

b7	b6	b5	b4	b3	b2	b1	b0
RSTIR QS	—	—	—	—	—	—	—

Value after reset: 1 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b7	RSTIRQS	Reset Interrupt Request Select	0: Non-maskable interrupt request or interrupt request output is enabled. 1: Reset output is enabled.	R/W

There are some restrictions on writing to the IWDTRCR register. For details, refer to section 30.3.2, Control over Writing to the IWDTCR, IWDTRCR, and IWDTCSTPR Registers.

In auto-start mode, the IWDTRCR register setting are disabled, and the settings in option function select register 0 (OFS0) are enabled. The bit setting mode to the IWDTRCR register can also be made in the OFS0 register. For details, refer to section 30.3.8, Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers.

30.2.5 IWDT Count Stop Control Register (IWDTCSSTPR)

Address(es): IWDT.IWDTCSSTPR 0008 8038h

	b7	b6	b5	b4	b3	b2	b1	b0
	SLCST P	—	—	—	—	—	—	—
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b7	SLCSTP	Sleep Mode Count Stop Control	0: Count stop is disabled. 1: Count is stopped at a transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode.	R/W

The IWDTCSSTPR register controls whether to stop the IWDT counter in a low power consumption state. There are some restrictions on writing to the IWDTCSSTPR register. For details, refer to section 30.3.2, Control over Writing to the IWDTCR, IWDTRCR, and IWDTCSSTPR Registers.

In auto-start mode, the IWDTCSSTPR register setting are disabled, and the settings in option function select register 0 (OFS0) are enabled. The bit setting mode to the IWDTCSSTPR register can also be made in the OFS0 register. For details, refer to section 30.3.8, Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers.

SLCSTP Bit (Sleep Mode Count Stop Control)

This bit selects whether to stop counting at a transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode.

30.2.6 Option Function Select Register 0 (OFS0)

For option function select register 0 (OFS0), refer to section 30.3.8, Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers.

30.3 Operation

30.3.1 Count Operation in Each Start Mode

Select the IWDT start mode by setting the IWDTSTRT bit in option function select register 0 (OFS0).

When the OFS0.IWDTSTRT bit is 1 (register start mode), the IWDTCR, IWDTRCR, and IWDTCSSTPR registers are enabled, and counting is started by refresh operation (writing) to the IWDTRR register. When the OFS0.IWDTSTRT bit is 0 (auto-start mode), the setting of the OFS0 register is enabled, and counting automatically starts after reset.

30.3.1.1 Register Start Mode

When the OFS0.IWDTSTRT bit in option function select register 0 is 1, register start mode is selected, and the IWDTCR, IWDTRCR, and IWDTCSSTPR registers are enabled.

After a reset is released, set the clock divide ratio, window start and end positions, and timeout period in the IWDTCR register, the reset output or interrupt request output in the IWDTRCR register, and the counter stop control at transitions to low power consumption states in the IWDTCSSTPR register. Then refresh the counter to start counting down from the value selected by setting the IWDTCR.TOPS[1:0] bits.

Thereafter, as long as the program continues normal operation and the counter is refreshed in the refresh-permitted period, the value in the counter is re-set each time the counter is refreshed and counting down continues. The IWDT does not output the reset signal as long as this continues. However, if the counter underflows because the counter cannot be refreshed due to a program runaway, or if a refresh error occurs because the counter was refreshed outside the refresh-permitted period, the IWDT outputs a reset signal or a non-maskable interrupt request/interrupt request (IWUNI). Set the IWDTRCR.RSTIRQS bit to select either reset output or interrupt request output.

Figure 30.3 shows an example of operation under the following conditions.

- Register start mode (OFS0.IWDTSTRT = 1)
- Reset output is enabled (IWDTRCR.RSTIRQS = 1)
- The window start position is 75% (IWDTCR.RPSS[1:0] = 10b)
- The window end position is 25% (IWDTCR.RPES[1:0] = 10b)




Figure 30.3 Operation Example in Register Start Mode

30.3.1.2 Auto-Start Mode

When the IWDTSTRT bit in option function select register 0 (OFS0) is 0, auto-start mode is selected, and the IWDTCR, IWDTRCR, and IWDTCSSTPR registers are disabled.

Within the reset state, the clock divide ratio, window start and end positions, timeout period, reset output or interrupt request output, and counter stop control at transitions to low power consumption states are set using the values specified in the OFS0 register. When the reset is released, the counter automatically starts counting down from the value selected by the OFS0.IWDTTOPS[1:0] bits.

After that, as long as the program continues normal operation and the counter is refreshed in the refresh-permitted period, the value in the counter is re-set each time the counter is refreshed and counting down continues. The IWDT does not output the reset signal as long as this continues. However, if the counter underflows because refreshing of the counter is not possible due to the program having entered crashed execution or if a refresh error occurs due to refreshing outside the refresh-permitted period, the IWDT outputs the reset signal or non-maskable interrupt request/interrupt request (IWUNI). After the reset signal or non-maskable interrupt request/interrupt request (IWUNI) is generated, the counter reloads the timeout period after counting for one cycle, and restarts counting. Set the OFS0.IWDTRSTIRQS bit to select either reset output or interrupt request output.

Figure 30.4 shows an example of operation under the following conditions.

- Auto-start mode (OFS0.IWDTSTRT = 0)
- Non-maskable interrupt request output is enabled (OFS0.IWDTRSTIRQS = 0)
- The window start position is 75% (OFS0.IWDTRPSS[1:0] = 10b)
- The window end position is 25% (OFS0.IWDTRPES[1:0] = 10b)




Figure 30.4 Operation Example in Auto-Start Mode

30.3.2 Control over Writing to the IWDTCR, IWDTRCR, and IWDTCS TPR Registers

Writing to the IWDTCR, IWDTRCR, or IWDTCS TPR register is only possible once between the release from the reset state and the first refresh operation.

After a refresh operation (counting starts) or the IWDTCR, IWDTRCR, or IWDTCS TPR register is written to, the protection signal in the IWDT becomes 1 to protect registers IWDTCR, IWDTRCR, and IWDTCS TPR against subsequent attempts at writing.

This protection is released by the reset source of the IWDT. With other reset sources, the protection is not released. Figure 30.5 shows control waveforms produced in response to writing to the IWDTCR register.




Figure 30.5 Control Waveforms Produced in Response to Writing to the IWDTCR Register

30.3.3 Refresh Operation

The counter is refreshed and starts operation (counting is started by refreshing) by writing the values 00h and then FFh to the IWDTRR register. If a value other than FFh is written after 00h, the counter is not refreshed. After such invalid writing, correct refreshing is performed by again writing 00h and then FFh to the IWDTRR register.

When writing is done in the order of 00h (first time) → 00h (second time), and if FFh is written after that, the writing order 00h → FFh is satisfied; writing 00h (n-1-th time) → 00h (nth time) → FFh is valid and correct refreshing will be done. Even when the first value written before 00h is not 00h, correct refreshing will be done if the operation contains the set of writing 00h → FFh. Moreover, even if a register other than the IWDTRR register is accessed or the IWDTRR register is read between writing 00h and writing FFh to the IWDTRR register, correct refreshing will be done.

[Sample sequences of writing that are valid for refreshing the counter]

- 00h → FFh
- 00h (n-1-th time) → 00h (nth time) → FFh
- 00h → access to another register or read from the IWDTRR register → FFh

[Sample sequences of writing that are not valid for refreshing the counter]

- 23h (a value other than 00h) → FFh
- 00h → 54h (a value other than FFh)
- 00h → AAh (00h and a value other than FFh) → FFh

Even when 00h is written to the IWDTRR register outside the refresh-permitted period, if FFh is written to the IWDTRR register in the refresh-permitted period, the writing sequence is valid and refreshing will be done.

After FFh is written to the IWDTRR register, refreshing the counter requires up to four cycles of the signal for counting (the IWDTCR.CKS[3:0] bits determine how many cycles of the IWDT-dedicated clock (IWDTCLK) make up one cycle for counting). Therefore, writing FFh to the IWDTRR register should be completed four-count cycles before the end position of the refresh-permitted period or a counter underflow. The value of the counter can be checked by the IWDTSR.CNTVAL[13:0] bits.

[Sample refreshing timings]

- When the window start position is set to 1FFFh, even if 00h is written to the IWDTRR register before 1FFFh is reached (2002h, for example), refreshing is done if FFh is written to the IWDTRR register after the value of the IWDTSR.CNTVAL[13:0] bits has reached 1FFFh.
- When the window end position is set to 1FFFh, refreshing is done if 2003h (four-count cycles before 1FFFh) or a greater value is read from the IWDTSR.CNTVAL[13:0] bits immediately after writing 00h → FFh to the IWDTRR register.
- When the refresh-permitted period continues until count 0000h, refreshing can be done immediately before an underflow. In this case, if 0003h (four-count cycles before an underflow) or a greater value is read from the IWDTSR.CNTVAL[13:0] bits immediately after writing 00h → FFh to the IWDTRR register, no underflow occurs and refreshing is done.

Figure 30.6 shows the IWDT refresh-operation waveforms when $PCLK > IWDTCLK$ and clock divide ratio = $IWDTCLK$.




Figure 30.6 IWDT Refresh Operation Waveforms (IWDTCR.CKS[3:0] = 0000b, IWDTCR.TOPS[1:0] = 11b)

30.3.4 Status Flags

The IWDTSR.REFEF and IWDTSR.UNDFE flags retain the source of the reset signal output from the IWDT or the source of the interrupt request from the IWDT.

Thus, after release from the reset state or interrupt request generation, read the IWDTSR.REFEF and IWDTSR.UNDFE flags to check for the reset or interrupt source.

For each flag, writing 0 clears the bit and writing 1 has no effect.

Leaving the status flags unchanged does not affect operation. If the flags are not cleared, at the time of the next reset or interrupt request from the IWDT, the earlier reset or interrupt source is cleared and the new reset or interrupt source is written.

After 0 is written to each flag, up to three IWDTCLK cycles and two PCLK cycles are required before the value is reflected.

30.3.5 Reset Output

When the IWDTRCR.RSTIRQS bit is set to 1 in register start mode or when the IWDTRSTIRQS bit in option function select register 0 (OFS0) is set to 1 in auto-start mode, a reset signal is output when an underflow in the counter or a refresh error occurs.

In register start mode, the counter is initialized (0000h) and kept in that state after assertion of the reset signal. After the reset is released and the program is restarted, the counter is set up again and counting down is started by refreshing.

In auto-start mode, counting down automatically starts after the reset output.

30.3.6 Interrupt Sources

When the IWDTRCR.RSTIRQS bit is set to 0 in register start mode or when the OFS0.IWDTRSTIRQS bit is set to 0 in auto-start mode, an interrupt (IWUNI) signal is output when an underflow in the counter or a refresh error occurs. This interrupt can be used as a non-maskable interrupt or a maskable interrupt. For details, refer to section 14, Interrupt Controller (ICUC).

Table 30.4 IWDT Interrupt Source

Name	Interrupt Source	DTC Activation	DMAC Activation
IWUNI	Counter underflow Refresh error	Not possible	Not possible

30.3.7 Reading the Counter Value

As the counter in IWDT-dedicated clock (IWDTCLK), the counter value cannot be read directly. The IWDT synchronizes the counter value with the peripheral module clock (PCLK) and stores it in the IWDTSR.CNTVAL[13:0] bits. Thus, the counter value can be checked indirectly through the IWDTSR.CNTVAL[13:0] bits.

Reading the counter value requires multiple PCLK clock cycles (up to four clock cycles), and the read counter value may differ from the actual counter value by a value of one count.

Figure 30.7 shows the processing for reading the IWDT counter value when $PCLK > IWDTCLK$ and clock divide ratio = IWDTCLK.




Figure 30.7 Processing for Reading IWDT Counter Value
 (IWDTCR.CKS[3:0] = 0000b, IWDTCR.TOPS[1:0] = 11b)

30.3.8 Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers

Table 30.5 lists the correspondence between option function select register 0 (OFS0) used in auto-start mode and the registers used in register start mode.

Do not change the OFS0 register setting during IWDT operation.

For details on the OFS0 register, refer to section 7.2.3, Option Function Select Register 0 (OFS0).

Table 30.5 Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers

Target of Control	Function	OFS0 Register (Enabled in Auto-Start Mode) OFS0.IWDTSTRT = 0	IWDT Registers (Enabled in Register Start Mode) OFS0.IWDTSTRT = 1
Counter	Timeout period selection	OFS0.IWDTTOPS[1:0]	IWDTCR.TOPS[1:0]
	Clock frequency divide ratio selection	OFS0.IWDTCKS[3:0]	IWDTCR.CKS[3:0]
	Window start position selection	OFS0.IWDRPSS[1:0]	IWDTCR.RPSS[1:0]
	Window end position selection	OFS0.IWDRPES[1:0]	IWDTCR.RPES[1:0]
Reset output or interrupt request output	Reset output or interrupt request output selection	OFS0.IWDRSTIRQS	IWDRCCR.RSTIRQS
Count stop	Sleep mode count stop control	OFS0.IWDTSLCSTP	IWDTCTPR.SLCSTP

30.4 Link Operation by ELC

The event link controller (ELC) can use the interrupt request signal generated by the IWDT as the event signal.

Therefore, the ELC generates an event to the module specified previously when the IWDT outputs an interrupt request.

The event signal is output by the counter underflow and refresh error.

An event signal is output regardless of the setting of the IWDRCCR.RSTIRQS bit in register start mode or the OFS0.IWDRSTIRQS bit in auto-start mode. An event signal can also be output upon generation of the next interrupt source while the IWDTSR.REFEF or IWDTSR.UNDFE flag is 1.

For details, see section 19, Event Link Controller (ELC).

30.5 Usage Notes

30.5.1 Refresh Operations

When making the settings to control the timing of refreshing, consider variations in the range of errors due to the accuracy of the PCLK and IWDTCLK and set values which ensure that refreshing is possible.

30.5.2 Clock Divide Ratio Setting

Satisfy the frequency of the peripheral module clock (PCLK) $\geq 4 \times$ (the frequency of the count source after divide).

31. USB 2.0 FS Host/Function Module (USBb)

31.1 Overview

This MCU incorporates a USB 2.0 FS host/function module (USB0).

The USB module is a USB controller that is equipped to operate as a host controller or function controller. The module supports full-speed and low-speed (only for the host controller) transfer as defined in Universal Serial Bus (USB) Specification 2.0. The module has an internal USB transceiver and supports all of the transfer types defined in USB Specification 2.0.

The USB has buffer memory for data transfer, providing a maximum of 10 pipes. Pipes 1 to 9 can be assigned any endpoint number based on peripheral devices used for communication or based on the user system.

Table 31.1 shows the specifications of the USB.

Table 31.1 USB Specifications

Item	Specifications
Features	<ul style="list-style-type: none"> • USB Device Controller (UDC) and transceiver for USB 2.0 are incorporated. Host controller, function controller, and On-The-Go (OTG) are supported (one channel) • The host controller and the function controller can be switched by software. • Self-power mode or bus power mode can be selected. <hr/> <p>When the host controller is selected:</p> <ul style="list-style-type: none"> • Full-speed transfer (12 Mbps) and low-speed transfer (1.5 Mbps) are supported • Automatic scheduling for SOF and packet transmissions • Programmable intervals for isochronous and interrupt transfers • Multiple peripheral devices can be connected for communication via a one-stage hub. <hr/> <p>When the function controller is selected:</p> <ul style="list-style-type: none"> • Full-speed transfer (12 Mbps)*1 is supported • Control transfer stage control function • Device state control function • Auto response function for SET_ADDRESS request • SOF interpolation function
Communication data transfer type	<ul style="list-style-type: none"> • Control transfer • Bulk transfer • Interrupt transfer • Isochronous transfer
Pipe configuration	<ul style="list-style-type: none"> • Buffer memory for USB communication is provided. • Up to 10 pipes can be selected (including the default control pipe). • Pipes 1 to 9 can be assigned any endpoint number. <hr/> <p>Transfer conditions that can be set for each pipe:</p> <ul style="list-style-type: none"> • Pipe 0: Control transfer, 64-byte single buffer • Pipes 1 and 2: 64-byte double buffer can be specified for bulk transfer 256-byte double buffer for isochronous transfer • Pipes 3 to 5: Bulk transfer, 64-byte double buffer • Pipes 6 to 9: Interrupt transfer, 64-byte single buffer
Others	<ul style="list-style-type: none"> • Reception ending function using transaction count • Function that changes the BRDY interrupt event notification timing (BFRE) • Function that automatically clears the buffer memory after the data for the pipe specified at the DnFIFO (n = 0, 1) port has been read (DCLRM) • NAK setting function for response PID generated by end of transfer (SHTNAK) • On-chip pull-up and pull-down resistors of D+/D-
Low power consumption function	Module-stop state can be set.

Note 1. When the function controller is selected, low-speed transfer (1.5 Mbps) is not supported.

Figure 31.1 shows a block diagram of the USB.




Figure 31.1 USB Block Diagram

Table 31.2 lists the I/O pins of the USB.

Table 31.2 USB Pin Configuration

Port	Pin Name	I/O	Function
USB0	USB0_DP	I/O	D+ I/O pin of the USB on-chip transceiver This pin should be connected to the D+ pin of the USB bus.
	USB0_DM	I/O	D- I/O pin of the USB on-chip transceiver This pin should be connected to the D- pin of the USB bus.
	USB0_VBUS	Input	USB cable connection monitor pin This pin should be connected to VBUS of the USB bus. The VBUS pin status (connected or disconnected) can be detected when the USB module is operating as a function controller.
	USB0_EXICEN	Output	Low-power control signal for external power supply (OTG) chip
	USB0_VBUSEN	Output	VBUS (5 V) supply enable signal for external power supply chip
	USB0_OVRCURA USB0_OVRCURB	Input	External overcurrent detection signals should be connected to these pins. VBUS comparator signals should be connected to these pins when the OTG power supply chip is connected.
	USB0_ID	Input	MicroAB connector ID input signal should be connected to this pin during operation in OTG mode.
Common	VCC_USB	Input	USB power supply pin
	VSS_USB	Input	USB ground pin

31.2 Register Descriptions

31.2.1 System Configuration Control Register (SYSCFG)

Address(es): USB0.SYSCFG 000A 0000h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SCKE	—	—	—	DCFM	DRPD	DPRPU	—	—	—	USBE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	USBE	USB Operation Enable	0: USB operation is disabled. 1: USB operation is enabled.	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	DPRPU	D+ Line Resistor Control	0: Pulling up the line is disabled. 1: Pulling up the line is enabled.	R/W
b5	DRPD	D+/D– Line Resistor Control	0: Pulling down the lines is disabled. 1: Pulling down the lines is enabled.	R/W
b6	DCFM	Controller Function Select	0: Function controller is selected. 1: Host controller is selected.	R/W
b9 to b7	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b10	SCKE	USB Clock Enable*1	0: Stops supplying the clock signal to the USB. 1: Enables supplying the clock signal to the USB.	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. After writing 1 to the SCKE bit, read it and confirm it is set to 1.

USBE Bit (USB Operation Enable)

The USBE bit enables or disables operation of the USB.

Modifying the USBE bit from 1 to 0 initializes the register bits listed in Table 31.3.

This bit should be modified while the SCKE bit is 1.

When the host controller is selected, this bit should be set to 1 after setting the DRPD bit to 1, eliminating SYSSTS0.LNST[1:0] flag chattering, and confirming that the USB bus state is stabilized.

Table 31.3 Registers Initialized by Writing 0 to the SYSCFG.USBE Bit

Selected Function	Register	Bit	Remarks
Function controller	SYSSTS0	LNST[1:0]	The value is retained when the host controller is selected.
	DVSTCTR0	RHST[2:0]	
	INTSTS0	DVSQ[2:0]	The value is retained when the host controller is selected.
	USBREQ	BREQUEST[7:0], BMREQUESTTYPE[7:0]	The value is retained when the host controller is selected.
	USBVAL	—	The value is retained when the host controller is selected.
	USBINDX	—	The value is retained when the host controller is selected.
	USBLENG	—	The value is retained when the host controller is selected.
Host controller	DVSTCTR0	RHST[2:0]	
	FRMNUM	FRNM[10:0]	The value is retained when the function controller is selected.

DPRPU Bit (D+ Line Resistor Control)

The DPRPU bit enables or disables pulling up the D+ line when the function controller is selected.

When the DPRPU bit is set to 1 while the function controller is selected, the bit forces a pull-up of the D+ line to notify the USB host of connection. Modifying the DPRPU bit from 1 to 0 allows the USB to release the D+ line, thus notifying the USB host of disconnection.

This bit should be set to 1 if the function controller is selected, and should be set to 0 if the host controller is selected.

DRPD Bit (D+/D- Line Resistor Control)

The DRPD bit enables or disables pulling down D+ and D- lines when the host controller is selected.

This bit should be set to 1 if the host controller is selected, and should be set to 0 if the function controller is selected.

DCFM Bit (Controller Function Select)

The DCFM bit selects the function of the USB.

This bit should be modified when the DPRPU and DRPD bits are all 0.

SCKE Bit (USB Clock Enable)

The SCKE bit stops or enables supplying 48-MHz clock signals to the USB.

When this bit is 0, only SYSCFG can be read from and written to; the other registers related to the USB cannot be read from or written to.

31.2.2 System Configuration Status Register 0 (SYSSTS0)

Address(es): USB0.SYSSTS0 000A 0004h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OVCMON[1:0]	—	—	—	—	—	—	—	HTACT	—	—	—	IDMON	LNST[1:0]		
Value after reset:	0 ^{*1}	0 ^{*1}	0	0	0	0	0	0	0	0	0	0	0	0 ^{*1}	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	LNST[1:0]	USB Data Line Status Monitor Flag	Refer to Table 31.4.	R
b2	IDMON	ID Input Pin Monitor Flag	0: USB0_ID pin is low 1: USB0_ID pin is high	R
b5 to b3	—	Reserved	These bits are read as 0 and cannot be modified.	R
b6	HTACT	USB Host Sequencer Status Monitor Flag	0: Host sequencer of the USB is completely stopped. 1: Host sequencer of the USB is not completely stopped.	R
b13 to b7	—	Reserved	These bits are read as 0 and cannot be modified.	R
b15, b14	OVCMON[1:0]	OVRCURA/OVRCURB Input Pin Monitor Flag	The OVCMON[1] flag indicates the status of the USB0_OVRCURA pin. The OVCMON[0] flag indicates the status of the USB0_OVRCURB pin.	R

Note 1. Depends on the status of the USB0_OVRCURA/USB0_OVRCURB and USB0_ID pins.

LNST[1:0] Flags (USB Data Line Status Monitor Flag)

The LNST[1:0] flags indicate the state of the USB data lines (D+ and D– lines). Refer to Table 31.4.

The LNST[1:0] flags should be read after the connection processing (SYSCFG.DPRPU bit = 1) when the function controller is selected; whereas after enabling pull-down of the lines (SYSCFG.DRPD bit = 1) when the host controller is selected.

HTACT Flag (USB Host Sequencer Status Monitor Flag)

The HTACT flag is 0 when the host sequencer of the USB is completely stopped.

OVCMON[1:0] Flags (OVRCURA/OVRCURB Input Pin Monitor Flag)

The OVCMON[1:0] flags indicate the status of overcurrent from an external power supply chip.

Table 31.4 Status of USB Data Bus Lines (D+ Line, D– Line)

LNST[1:0] Flags	During Low-Speed Operation (Only in Host Controller Operation)	During Full-Speed Operation
00b	SE0	SE0
01b	K-State	J-State
10b	J-State	K-State
11b	SE1	SE1

31.2.3 Device State Control Register 0 (DVSTCTR0)

Address(es): USB0.DVSTCTR0 000A 0008h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	HNPBTOA	EXICEN	VBUSEN	WKUP	RWUPE	USBRSRST	RESUME	UACT	—	RHST[2:0]		
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	RHST[2:0]	USB Bus Reset Status Flag	<ul style="list-style-type: none"> When the host controller is selected <ul style="list-style-type: none"> b2 b0 0 0 0: Communication speed not determined (powered state or no connection) 1 x x: USB bus reset in progress 0 0 1: Low-speed connection 0 1 0: Full-speed connection When the function controller is selected <ul style="list-style-type: none"> b2 b0 0 0 0: Communication speed not determined 0 0 1: USB bus reset in progress 0 1 0: USB bus reset in progress or full-speed connection 	R
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4	UACT	USB Bus Enable	0: Downstream port is disabled (SOF transmission is disabled). 1: Downstream port is enabled (SOF transmission is enabled).	R/W
b5	RESUME	Resume Output	0: Resume signal is not output. 1: Resume signal is output.	R/W
b6	USBRSRST	USB Bus Reset Output	0: USB bus reset signal is not output. 1: USB bus reset signal is output.	R/W
b7	RWUPE	Wakeup Detection Enable	0: Downstream port wakeup is disabled. 1: Downstream port wakeup is enabled.	R/W
b8	WKUP	Wakeup Output	0: Remote wakeup signal is not output. 1: Remote wakeup signal is output.	R/W
b9	VBUSEN	VBUSEN Output Pin Control	0: USB0_VBUSEN pin outputs low. 1: USB0_VBUSEN pin outputs high.	R/W
b10	EXICEN	EXICEN Output Pin Control	0: USB0_EXICEN pin outputs low. 1: USB0_EXICEN pin outputs high.	R/W
b11	HNPBTOA	Host Negotiation Protocol (HNP) Control	This bit is used when switching from device B to device A while in OTG mode. If the HNPBTOA bit is 1, the internal function control keeps the suspended state until the HNP processing ends even though SYSCFG.DPRPU = 0 or SYSCFG.DCFM = 1.	R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

x: Don't care

RHST[2:0] Flags (USB Bus Reset Status Flag)

The RHST[2:0] flags indicate the status of the USB bus reset.

When the host controller is selected, the RHST[2:0] flags indicate 100b after the USBRST bit has been set to 1 by software.

The USB fixes the value of the RHST[2:0] flags when 0 is written to the USBRST bit by software and the USB completes SE0 driving.

When the function controller is selected, the RHST[2:0] flags indicate 010b (connection while DPRPU = 1) when the USB detects the USB bus reset, and a DVST interrupt is generated.

UACT Bit (USB Bus Enable)

The UACT bit enables operation of the USB bus (controls the SOF packet transmission to the USB bus) when the host controller is selected.

With this bit set to 1, the USB puts the USB port to the USB-bus enabled state and performs SOF output and data transmission and reception.

This module starts outputting SOF packets within one frame after 1 has been written to the UACT bit by software.

With this bit set to 0, the USB enters the idle state after outputting SOF packets.

The USB sets the UACT bit to 0 on any of the following conditions.

- A DTCH interrupt is detected during communication (while UACT = 1).
- An EOFERR interrupt is detected during communication (while UACT = 1).

Writing 1 to this bit should be done at the end of the USB reset processing (writing 0 to the USBRST bit) or at the end of the resume processing from the suspended state (writing 0 to the RESUME bit).

This bit should be set to 0 if the function controller is selected.

RESUME Bit (Resume Output)

The RESUME bit controls the resume signal output when the host controller is selected.

Setting the RESUME bit to 1 allows the USB to drive the port to the K-state and output the resume signal.

The USB sets the RESUME bit to 1 on detecting the remote wakeup signal while RWUPE is 1 in the USB suspended state.

The USB continues outputting K-state while the RESUME bit = 1 (until the RESUME bit is set to 0 by software). The RESUME bit should be 1 (= resume period) for the time defined by USB Specification 2.0.

This bit should be set to 1 in the suspended state.

Write 1 to the UACT bit simultaneously with the end of the resume processing (writing 0 to the RESUME bit).

This bit should be set to 0 if the function controller is selected.

USBRST Bit (USB Bus Reset Output)

The USBRST bit controls the USB bus reset signal output when the host controller is selected.

When the host controller is selected, setting this bit to 1 allows the USB to drive SE0 of the USB port to reset the USB bus.

The USB continues outputting SE0 while USBRST = 1 (until the USBRST bit is set to 1 by software). The USBRST bit should be 1 (= USB bus reset period) for the time defined by USB Specification 2.0.

Writing 1 to this bit during communication (the UACT bit = 1) or during the resume processing (the RESUME bit = 1) prevents the USB from starting the USB bus reset processing until both the UACT and RESUME bits become 0.

Write 1 to the UACT bit simultaneously with the end of the USB bus reset processing (writing 0 to the USBRST bit).

This bit should be set to 0 if the function controller is selected.

RWUPE Bit (Wakeup Detection Enable)

The RWUPE bit enables or disables the downstream port peripheral device to use the remote wakeup function (resume signal output) when the host controller is selected.

With this bit set to 1, on detecting the remote wakeup signal, the USB detects the resume signal (K-state for 2.5 μ s) from the downstream port device and performs the resume processing (drives the port to the K-state).

With this bit set to 0, the USB ignores the detected remote wakeup signal (K-state) from the peripheral device connected to the USB port.

While the RWUPE bit is 1, the internal clock should not be stopped even in the suspended state (SYSCFG.SCKE bit should be set to 1).

This bit should be set to 0 if the function controller is selected.

WKUP Bit (Wakeup Output)

The WKUP bit enables or disables outputting the remote wakeup signal (resume signal) to the USB bus when the function controller is selected.

The USB controls the output time of a remote wakeup signal. When this bit is set to 1, the USB sets this bit to 0 after outputting the 10-ms K-state.

According to USB Specification 2.0, the USB bus idle state must be kept for 5 ms or longer before a remote wakeup signal is sent. If the USB writes 1 to this bit right after detection of the suspended state, the K-state will be output after 2 ms.

Do not write 1 to this bit, unless the device state is in the suspended state (INTSTS0.DVSQ[2:0] flags = 1xxb) and the USB host enables the remote wakeup signal. When this bit is set to 1, the internal clock must not be stopped even in the suspended state (write 1 to this bit while the SYSCFG.SCKE bit = 1).

This bit should be set to 0 if the host controller is selected.

HNPBTOA Bit (Host Negotiation Protocol (HNP) Control)


The HNPBTOA bit is used when switching from device B to device A while in OTG mode. If the HNPBTOA bit is 1, the internal function control keeps the suspended state until the HNP processing ends even though the SYSCFG.DPRPU bit = 0 or SYSCFG.DCFM = 1 is set. Even if the falling edge of the D+ signal is detected at this time, no resume (RESM) interrupt is generated.

After this bit is set to 1, write 0 to this bit by software to terminate the HNP processing when connection to the host (pull-up on the target side) or timeout of the HNP processing is detected.

31.2.4 CFIFO Port Register (CFIFO), D0FIFO Port Register (D0FIFO), D1FIFO Port Register (D1FIFO)

(1) When the MBW bit is 1

Address(es): USB0.CFIFO 000A 0014h, USB0.D0FIFO 000A 0018h, USB0.D1FIFO 000A 001Ch



Bit	Symbol	Bit Name	Description	R/W
b15 to b0	—	FIFO Port	This port is used for reading receive data from the FIFO buffer and writing transmit data to the FIFO buffer.	R/W

(2) When the MBW bit is 0

Address(es): USB0.CFIFO.L 000A 0014h, USB0.D0FIFO.L 000A 0018h, USB0.D1FIFO.L 000A 001Ch



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	FIFO Port	This port is used for reading receive data from the FIFO buffer and writing transmit data to the FIFO buffer.	R/W

There are three FIFO ports: CFIFO, D0FIFO, and D1FIFO. Each FIFO port is configured of a port register (CFIFO, D0FIFO, or D1FIFO) that handles reading of data from the FIFO buffer memory and writing of data to the FIFO buffer memory, a port select register (CFIFOSEL, D0FIFOSEL, or D1FIFOSEL) that is used to select the pipe assigned to the FIFO port, and a port control register (CFIFOCTR, D0FIFOCTR, or D1FIFOCTR).

Each FIFO port has the following precautions.

- The FIFO buffer for DCP (control transfer) should be accessed through the CFIFO port.
- Accessing a FIFO buffer using DMA/DTC transfer should be performed through the D0FIFO or D1FIFO port.
- The D0FIFO and D1FIFO ports can also be accessed by the CPU.
- When using functions specific to a FIFO port, the pipe number (selected pipe) specified by the CURPIPE[3:0] bits in the port select register cannot be changed (when the DMA/DTC transfer function is used, etc.).
- The same pipe should not be assigned to two or more FIFO ports.
- There are two FIFO buffer states: the access right for a FIFO buffer can be on the CPU side or on the Serial Interface Engine (SIE) side. When the access right for a FIFO buffer is on the SIE side, the FIFO buffer cannot be accessed from the CPU.

FIFO Port Bit

Accessing the FIFO port bits allows reading the received data from the FIFO buffer or writing the transmit data to the FIFO buffer.

Each FIFO port register can be accessed only while the FRDY flag in each FIFO port control register (CFIFOCTR, D0FIFOCTR, or D1FIFOCTR) is 1.

The valid bits in a FIFO port register depend on the settings of the corresponding MBW bit of the FIFO port select register (CFIFOSEL, D0FIFOSEL, or D1FIFOSEL).

When the MBW bit is 1 (16-bit width), the data arrangement may differ from the data arrangement on the RAM depending on the value of the MDE.MDE[2:0] bits and the setting of the BIGEND bit (CFIFOSEL.BIGEND, D0FIFOSEL.BIGEND, or D1FIFOSEL.BIGEND). Table 31.5 lists the endian operation in 16-bit access. Note that if the total number of transmit data bytes is odd, access the lower byte in bytes when writing the last data.

When the MBW bit is 0 (8-bit width), access the lower byte in bytes.


Table 31.5 Endian Operation in 16-Bit Access

MDE.MDE[2:0] bits	CFIFOSEL.BIGEND Bit	Bits 15 to 8	Bits 7 to 0	Remarks
	D0FIFOSEL.BIGEND Bit D1FIFOSEL.BIGEND Bit			
000b (big endian)	0 (little endian)	Data in address N + 1	Data in address N	Bytes reversed
	1 (big endian)	Data in address N	Data in address N + 1	
111b (little endian)	0 (little endian)	Data in address N + 1	Data in address N	
	1 (big endian)	Data in address N	Data in address N + 1	Bytes reversed

31.2.5 CFIFO Port Select Register (CFIFOSEL), D0FIFO Port Select Register (D0FIFOSEL), D1FIFO Port Select Register (D1FIFOSEL)

- CFIFOSEL

Address(es): USB0.CFIFOSEL 000A 0020h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	CURPIPE [3:0]	CFIFO Port Access Pipe Specification	b3 b0 0 0 0 0: DCP (Default control pipe) 0 0 0 1: Pipe 1 0 0 1 0: Pipe 2 0 0 1 1: Pipe 3 0 1 0 0: Pipe 4 0 1 0 1: Pipe 5 0 1 1 0: Pipe 6 0 1 1 1: Pipe 7 1 0 0 0: Pipe 8 1 0 0 1: Pipe 9 Settings other than above are prohibited.	R/W
b4	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5	ISEL	CFIFO Port Access Direction When DCP is Selected	0: Reading from the buffer memory is selected. 1: Writing to the buffer memory is selected.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	BIGEND	CFIFO Port Endian Control	0: Little endian 1: Big endian	R/W
b9	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10	MBW	CFIFO Port Access Bit Width	0: 8-bit width 1: 16-bit width	R/W
b13 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b14	REW	Buffer Pointer Rewind	0: The buffer pointer is not rewind. 1: The buffer pointer is rewind.	R/W*1
b15	RCNT	Read Count Mode	0: The DTLN[8:0] flags (CFIFOCTR.DTLN[8:0], D0FIFOCTR.DTLN[8:0], D1FIFOCTR.DTLN[8:0]) are cleared when all of the receive data has been read from the CFIFO. (In double buffer mode, the DTLN[8:0] bit value is cleared when all the data has been read from only a single plane.) 1: The DTLN[8:0] flags are decremented each time the receive data is read from the CFIFO.	R/W

Note 1. Only 0 can be read.

The same pipe should not be specified by the CURPIPE[3:0] bits in the CFIFOSEL, D0FIFOSEL, and D1FIFOSEL registers. When the CURPIPE[3:0] bits in the D0FIFOSEL and D1FIFOSEL registers are set to 0000b, no pipe is selected.

The pipe number should not be changed while the DMA/DTC transfer is enabled.

CURPIPE[3:0] Bits (CFIFO Port Access Pipe Specification)

The CURPIPE[3:0] bits specify the pipe number using which data is read or written through the CFIFO port.

After writing to these bits, read these bits to check that the written value agrees with the read value before proceeding to the next process.

Do not set the same pipe number to the CURPIPE[3:0] bits in the CFIFOSEL, D0FIFOSEL, and D1FIFOSEL registers. Even if an attempt is made to modify the setting of these bits during access to the FIFO buffer, the current access setting is retained until the access is completed. Then, the modification becomes effective, thus enabling continuous access.

ISEL Bit (CFIFO Port Access Direction When DCP is Selected)

After writing to the ISEL bit with the DCP being a selected pipe, read this bit to check that the written value agrees with the read value before proceeding to the next process.

Set this bit and the CURPIPE[3:0] bits simultaneously.

MBW Bit (CFIFO Port Access Bit Width)

The MBW bit specifies the bit width for accessing the CFIFO port.

When the selected pipe is in the receiving direction, once reading data is started after setting this bit, this bit should not be modified until all the data has been read.

When the selected pipe is in the receiving direction, set the CURPIPE[3:0] bits to a different value once, and then set these bits and the MBW bit simultaneously. For the procedure for modifying the CURPIPE[3:0] bits, follow the description of these bits.

When the selected pipe is in the transmitting direction, the bit width cannot be changed from 8-bit width to 16-bit width while data is being written to the buffer memory.

An odd number of bytes can also be written through byte-access control even when 16-bit width is selected.

REW Bit (Buffer Pointer Rewind)

The REW bit specifies whether or not to rewind the buffer pointer.

When the selected pipe is in the receiving direction, setting the REW bit to 1 while the FIFO buffer is being read allows re-reading the FIFO buffer from the first data (in double buffer mode, re-reading the currently-read FIFO buffer plane from the first data is allowed).

Do not set the REW bit to 1 simultaneously with modifying the CURPIPE[3:0] bits. Before setting the REW bit to 1, be sure to check that the FRDY flag is 1.

To re-write to the FIFO buffer again from the first data for the pipe in the transmitting direction, use the BCLR bit.

- D0FIFOSEL, D1FIFOSEL

Address(es): USB0.D0FIFOSEL 000A 0028h, USB0.D1FIFOSEL 000A 002Ch

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
RCNT	REW	DCLRM	DREQE	—	MBW	—	BIGEND	—	—	—	—	CURPIPE[3:0]			
Value after reset:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	CURPIPE [3:0]	FIFO Port Access Pipe Select	b3 b0 0 0 0 0: DCP (Default control pipe) 0 0 0 1: Pipe 1 0 0 1 0: Pipe 2 0 0 1 1: Pipe 3 0 1 0 0: Pipe 4 0 1 0 1: Pipe 5 0 1 1 0: Pipe 6 0 1 1 1: Pipe 7 1 0 0 0: Pipe 8 1 0 0 1: Pipe 9 Settings other than above are prohibited.	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	BIGEND	FIFO Port Endian Control	0: Little endian 1: Big endian	R/W
b9	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10	MBW	FIFO Port Access Bit Width	0: 8-bit width 1: 16-bit width	R/W
b11	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b12	DREQE	DMA/DTC Transfer Request Enable	0: DMA/DTC transfer request is disabled. 1: DMA/DTC transfer request is enabled.	R/W
b13	DCLRM	Automatic FIFO Buffer Memory Clear Mode after Selected Pipe is Read	0: Automatic buffer clear mode is disabled. 1: Automatic buffer clear mode is enabled.	R/W
b14	REW	Buffer Pointer Rewind	0: The buffer pointer is not rewind. 1: The buffer pointer is rewind.	R/W*1
b15	RCNT	Read Count Mode	0: The DTLN[8:0] flags (CFIFOCTR.DTLN[8:0], D0FIFOCTR.DTLN[8:0], D1FIFOCTR.DTLN[8:0]) are cleared when all of the receive data has been read from the DnFIFO. (In double buffer mode, the DTLN bit Value is cleared when all the data has been read from only a single plane.) 1: The DTLN[8:0] flags are decremented each time the receive data is read from the DnFIFO. (n = 0, 1)	R/W

Note 1. Only 0 can be read.

The same pipe should not be specified by the CURPIPE[3:0] bits in the CFIFOSEL, D0FIFOSEL, and D1FIFOSEL registers. When the CURPIPE[3:0] bits in the D0FIFOSEL and D1FIFOSEL registers are set to 0000b, no pipe is selected.

The pipe number should not be changed while the DMA/DTC transfer is enabled.

CURPIPE[3:0] Bits (FIFO Port Access Pipe Select)

The CURPIPE[3:0] bits specify the pipe number using which data is read or written through the D0FIFO port or D1FIFO port.

After writing to these bits, read these bits to check that the written value agrees with the read value before proceeding to the next process.

Do not set the same pipe number to the CURPIPE[3:0] bits in the CFIFOSEL, D0FIFOSEL, and D1FIFOSEL registers. Even if an attempt is made to modify the setting of these bits during access to the FIFO buffer, the current access setting is retained until the access is completed. Then, the modification becomes effective, thus enabling continuous access.

MBW Bit (FIFO Port Access Bit Width)

The MBW bit specifies the bit width for accessing the D0FIFO port or D1FIFO port.

When the selected pipe is in the receiving direction, once reading data is started after setting this bit, this bit should not be modified until all the data has been read.

When the selected pipe is in the receiving direction, set the CURPIPE[3:0] bits to a different value once, and then set these bits and the MBW bit simultaneously. For the procedure for modifying the CURPIPE[3:0] bits, follow the description of these bits.

When the selected pipe is in the transmitting direction, the bit width cannot be changed from 8-bit width to 16-bit width while data is being written to the buffer memory.

An odd number of bytes can also be written through byte-access control even when 16-bit width is selected.

DREQE Bit (DMA/DTC Transfer Request Enable)

The DREQE bit enables or disables the DMA/DTC transfer request to be issued.

Before setting the DREQE bit to 1 to enable the DMA/DTC transfer request to be issued, set the CURPIPE[3:0] bits.

When modifying the setting of the CURPIPE[3:0] bits, set this bit to 0 first.

DCLRM Bit (Automatic FIFO Buffer Memory Clear Mode after Selected Pipe is Read)

The DCLRM bit enables or disables the buffer memory to be cleared automatically after data in the selected pipe has been read.

With this bit set to 1, the USB sets the BCLR bit to 1 for the FIFO buffer of the selected pipe on receiving a zero-length packet while the FIFO buffer assigned to the selected pipe is empty, or on receiving a short packet and reading the data while the PIPECFG.BFRE bit is 1.

When using the USB with the SOFCFG.BRDYM bit set to 1, set this bit to 0.

REW Bit (Buffer Pointer Rewind)

The REW bit specifies whether or not to rewind the buffer pointer.

When the selected pipe is in the receiving direction, setting the REW bit to 1 while the FIFO buffer is being read allows re-reading the FIFO buffer from the first data (in double buffer mode, re-reading the currently-read FIFO buffer plane from the first data is allowed).

Do not set the REW bit to 1 simultaneously with modifying the CURPIPE[3:0] bits. Before setting the REW bit to 1, be sure to check that the FRDY flag is 1.

To re-write to the FIFO buffer again from the first data for the pipe in the transmitting direction, use the BCLR bit.


RCNT Bit (Read Count Mode)

The RCNT bit specifies the read mode for the value in the CFIFOCTR.DTLN bit.

When accessing DnFIFO with the PIPECFG.BFRE bit set to 1, set the RCNT bit to 0.

31.2.6 CFIFO Port Control Register (CFIFOCTR), D0FIFO Port Control Register (D0FIFOCTR), D1FIFO Port Control Register (D1FIFOCTR)

Address(es): USB0.CFIFOCTR 000A 0022h, USB0.D0FIFOCTR 000A 002Ah, USB0.D1FIFOCTR 000A 002Eh



Bit	Symbol	Bit Name	Description	R/W
b8 to b0	DTLN[8:0]	Receive Data Length Flag	Indicate the length of the receive data. These bits indicate different values depending on the setting of the RCNT bit in the port select register. For details, refer to the description on the DTLN[8:0] flags shown below.	R
b12 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13	FRDY	FIFO Port Ready Flag	0: FIFO port access is disabled. 1: FIFO port access is enabled.	R
b14	BCLR	CPU Buffer Clear	0: Does not operate. 1: Clears the buffer memory on the CPU side.	R/W*1
b15	BVAL	Buffer Memory Valid	0: Invalid 1: Writing ended	R/W

Note 1. Only 0 can be read.

Registers CFIFOCTR, D0FIFOCTR, and D1FIFOCTR correspond to CFIFO, D0FIFO, and D1FIFO, respectively.

DTLN[8:0] Flags (Receive Data Length Flag)

The DTLN[8:0] flags indicate the length of the receive data.

While the FIFO buffer is being read, the DTLN[8:0] flags indicate different values depending on the DnFIFOSEL.RCNT bit (n = 0, 1) value as described below.

- RCNT = 0

The USB sets the DTLN[8:0] flags to indicate the length of the receive data until the CPU or DMAC/DTC has read all the received data from a single FIFO buffer plane.

While the PIPECFG.BFRE bit = 1, these bits retain the length of the receive data until the BCLR bit is set to 1 even after all the data has been read.
- RCNT = 1

The USB decrements the value indicated by the DTLN[8:0] flags each time data is read from the FIFO buffer. (The value is decremented by one when the MBW bit is 0, and by two when the MBW bit is 1.)

The USB sets these bits to 0 when all the data has been read from one FIFO buffer plane. However, in double buffer mode, if data has been received in one FIFO buffer plane before all the data has been read from the other plane, the USB sets these bits to indicate the length of the receive data in the former plane when all the data has been read from the latter plane.

FRDY Flag (FIFO Port Ready Flag)

The FRDY flag indicates whether the FIFO port can be accessed by the CPU or DMAC/DTC.

In the following cases, the USB sets the FRDY flag to 1 but data cannot be read via the FIFO port because there is no data to be read. In these cases, set the BCLR bit to 1 to clear the FIFO buffer, and enable transmission and reception of the next data.

- A zero-length packet is received when the FIFO buffer assigned to the selected pipe is empty.
- A short packet is received and the data is completely read while the PIPECFG.BFRE bit = 1.

BCLR Bit (CPU Buffer Clear)

The BCLR bit should be set to 1 to clear the FIFO buffer on the CPU side for the selected pipe.

When double buffer mode is set for the FIFO buffer assigned to the selected pipe, the USB clears only the FIFO buffer on the CPU side even when both planes are read-enabled.

When the selected pipe is the DCP, setting the BCLR bit to 1 allows the USB to clear the FIFO buffer regardless of whether the FIFO buffer is on the CPU side or SIE side. To clear the buffer on the SIE side, set the DCPCTR.PID[1:0] bits for the DCP to 00b (NAK) before setting the BCLR bit to 1.

When the selected pipe is in the transmitting direction, if 1 is written to the BVAL bit and the BCLR bit simultaneously, the USB clears the data that has been written before it, enabling transmission of a zero-length packet.

When the selected pipe is not the DCP, writing 1 to the BCLR bit should be done while the FRDY flag in the FIFO port control register is 1 (set by the USB).

BVAL Bit (Buffer Memory Valid)

The BVAL bit should be set to 1 when data has been completely written to the FIFO buffer on the CPU side for the pipe selected using the CURPIPE[3:0] bits (selected pipe).

When the selected pipe is in the transmitting direction, set the BVAL bit to 1 in the following cases. Then, the USB switches the FIFO buffer from the CPU side to the SIE side, thus enabling transmission.

- To transmit a short packet, set the BVAL bit to 1 after data has been written.
- To transmit a zero-length packet, set the BVAL bit to 1 before data is written to the FIFO buffer.

When data of the maximum packet size has been written for the pipe in continuous transfer mode, the USB sets the BVAL bit to 1 and switches the FIFO buffer from the CPU side to the SIE side, thus enabling transmission.

Writing 1 to the BVAL bit should be done while the FRDY flag is 1 (set by the USB).

When the selected pipe is in the receiving direction, do not set the BVAL bit to 1.

31.2.7 Interrupt Enable Register 0 (INTENB0)

Address(es): USB0.INTENB0 000A 0030h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	VBSE	RSME	SOFE	DVSE	CTRE	BEMPE	NRDYE	BRDYE	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	BRDYE	Buffer Ready Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b9	NRDYE	Buffer Not Ready Response Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b10	BEMPE	Buffer Empty Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b11	CTRE	Control Transfer Stage Transition Interrupt Enable*1	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b12	DVSE	Device State Transition Interrupt Enable*1	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b13	SOFE	Frame Number Update Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b14	RSME	Resume Interrupt Enable*1	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b15	VBSE	VBUS Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W

Note 1. The RSME, DVSE, and CTRE bits can be set to 1 only when the function controller is selected. Set these bits to 0 when the host controller is selected.

On detecting the interrupt corresponding to the bit in the INTENB0 register to which 1 has been set by software, the USB generates the USB interrupt request.

The USB sets 1 to each status bit in the INTSTS0 register when a detection condition of the corresponding interrupt source has been satisfied regardless of the setting in the INTENB0 register (regardless of whether the interrupt output is enabled or disabled).

While the status bit in the INTSTS0 register corresponding to the interrupt source indicates 1, the USB generates the USB interrupt request when the corresponding interrupt enable bit in the INTENB0 register is modified from 0 to 1 by software.

31.2.8 Interrupt Enable Register 1 (INTENB1)

Address(es): USB0.INTENB1 000A 0032h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OVRCRE	BCHGE	—	DTCHE	ATTCH E	—	—	—	—	EOFERRE	SIGNE	SACKE	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	SACKE	Setup Transaction Normal Response Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b5	SIGNE	Setup Transaction Error Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b6	EOFERRE	EOF Error Detection Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b10 to b7	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b11	ATTCH E	Connection Detection Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b12	DTCHE	Disconnection Detection Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b13	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b14	BCHGE	USB Bus Change Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b15	OVRCRE	Overcurrent Input Change Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W

Note: The bits in the INTENB1 register can be set to 1 only when the host controller is selected. Set these bits to 0 when the function controller is selected.

The INTENB1 register specifies the interrupt masks when the host controller is selected, and for the setup transaction. On detecting the interrupt corresponding to the bit in the INTENB1 register to which 1 has been set by software, the USB generates the USB interrupt request.

The USB sets 1 to each status bit in the INTSTS1 register when a detection condition of the corresponding interrupt source has been satisfied regardless of the setting in the INTENB1 register (regardless of whether the interrupt output is enabled or disabled).

While the status bit in the INTSTS1 register corresponding to the interrupt source indicates 1, the USB generates the USB interrupt request when the corresponding interrupt enable bit in the INTENB1 register is modified from 0 to 1 by software.

When the function controller is selected, the interrupts should not be enabled.

31.2.9 BRDY Interrupt Enable Register (BRDYENB)

Address(es): USB0.BRDYENB 000A 0036h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PIPE9B RDYE	PIPE8B RDYE	PIPE7B RDYE	PIPE6B RDYE	PIPE5B RDYE	PIPE4B RDYE	PIPE3B RDYE	PIPE2B RDYE	PIPE1B RDYE	PIPE0B RDYE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIPE0BRDYE	BRDY Interrupt Enable for Pipe 0	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b1	PIPE1BRDYE	BRDY Interrupt Enable for Pipe 1	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b2	PIPE2BRDYE	BRDY Interrupt Enable for Pipe 2	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b3	PIPE3BRDYE	BRDY Interrupt Enable for Pipe 3	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b4	PIPE4BRDYE	BRDY Interrupt Enable for Pipe 4	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b5	PIPE5BRDYE	BRDY Interrupt Enable for Pipe 5	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b6	PIPE6BRDYE	BRDY Interrupt Enable for Pipe 6	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b7	PIPE7BRDYE	BRDY Interrupt Enable for Pipe 7	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b8	PIPE8BRDYE	BRDY Interrupt Enable for Pipe 8	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b9	PIPE9BRDYE	BRDY Interrupt Enable for Pipe 9	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The BRDYENB register enables or disables the INTSTS0.BRDY flag to be set to 1 when the BRDY interrupt is detected for each pipe.

On detecting the BRDY interrupt for the pipe corresponding to the bit in the BRDYENB register to which 1 has been set by software, the USB sets 1 to the corresponding BRDYSTS.PIPEnBRDY flag ($n = 0$ to 9) and the INTSTS0.BRDY flag. If INTENB0.BRDYE = 1 at this time, the USB generates the BRDY interrupt request.

While at least one PIPEnBRDY flag indicates 1, the USB generates the BRDY interrupt request when the corresponding interrupt enable bit in the BRDYENB register is modified from 0 to 1 by software.

31.2.10 NRDY Interrupt Enable Register (NRDYENB)

Address(es): USB0.NRDYENB 000A 0038h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PIPE9NRDYE	PIPE8NRDYE	PIPE7NRDYE	PIPE6NRDYE	PIPE5NRDYE	PIPE4NRDYE	PIPE3NRDYE	PIPE2NRDYE	PIPE1NRDYE	PIPE0NRDYE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIPE0NRDYE	NRDY Interrupt Enable for Pipe 0	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b1	PIPE1NRDYE	NRDY Interrupt Enable for Pipe 1	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b2	PIPE2NRDYE	NRDY Interrupt Enable for Pipe 2	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b3	PIPE3NRDYE	NRDY Interrupt Enable for Pipe 3	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b4	PIPE4NRDYE	NRDY Interrupt Enable for Pipe 4	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b5	PIPE5NRDYE	NRDY Interrupt Enable for Pipe 5	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b6	PIPE6NRDYE	NRDY Interrupt Enable for Pipe 6	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b7	PIPE7NRDYE	NRDY Interrupt Enable for Pipe 7	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b8	PIPE8NRDYE	NRDY Interrupt Enable for Pipe 8	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b9	PIPE9NRDYE	NRDY Interrupt Enable for Pipe 9	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The NRDYENB register enables or disables the INTSTS0.NRDY flag to be set to 1 when the NRDY interrupt is detected for each pipe.

On detecting the NRDY interrupt for the pipe corresponding to the bit in the NRDYENB register to which 1 has been set by software, the USB sets 1 to the corresponding NRDYSTS.PIPE n NRDY flag ($n = 0$ to 9) and the INTSTS0.NRDY flag. If INTENB0.NRDYE = 1 at this time, the USB generates the NRDY interrupt request.

While at least one PIPE n NRDY flag indicates 1, the USB generates the NRDY interrupt request when the corresponding interrupt enable bit in the NRDYENB register is modified from 0 to 1 by software.

31.2.11 BEMP Interrupt Enable Register (BEMPENB)

Address(es): USB0.BEMPENB 000A 003Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PIPE9B EMPE	PIPE8B EMPE	PIPE7B EMPE	PIPE6B EMPE	PIPE5B EMPE	PIPE4B EMPE	PIPE3B EMPE	PIPE2B EMPE	PIPE1B EMPE	PIPE0B EMPE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIPE0BEMPE	BEMP Interrupt Enable for Pipe 0	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b1	PIPE1BEMPE	BEMP Interrupt Enable for Pipe 1	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b2	PIPE2BEMPE	BEMP Interrupt Enable for Pipe 2	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b3	PIPE3BEMPE	BEMP Interrupt Enable for Pipe 3	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b4	PIPE4BEMPE	BEMP Interrupt Enable for Pipe 4	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b5	PIPE5BEMPE	BEMP Interrupt Enable for Pipe 5	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b6	PIPE6BEMPE	BEMP Interrupt Enable for Pipe 6	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b7	PIPE7BEMPE	BEMP Interrupt Enable for Pipe 7	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b8	PIPE8BEMPE	BEMP Interrupt Enable for Pipe 8	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b9	PIPE9BEMPE	BEMP Interrupt Enable for Pipe 9	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The BEMPENB register enables or disables the INTSTS0.BEMP flag to be set to 1 when the BEMP interrupt is detected for each pipe.

On detecting the BEMP interrupt for the pipe corresponding to the bit in the BEMPENB register to which 1 has been set by software, the USB sets 1 to the corresponding BEMPSTS.PIPEnBEMP flag ($n = 0$ to 9) and the INTSTS0.BEMP flag. If INTENB0.BEMPE = 1 at this time, the USB generates the BEMP interrupt request.

While at least one PIPEnBEMP flag in the BEMPSTS register indicates 1, the USB generates the BEMP interrupt request when the corresponding interrupt enable bit in the BEMPENB register is modified from 0 to 1 by software.

31.2.12 SOF Output Configuration Register (SOFCFG)

Address(es): USB0.SOFCFG 000A 003Ch

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	TRNENSEL	—	BRDY M	—	EDGESTS	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	EDGESTS	Edge Interrupt Output Status Monitor Flag*1	Indicates 1 when the edge interrupt output signal is in the middle of the edge processing.	R
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	BRDYM	BRDY Interrupt Status Clear Timing	0: Software clears the status. 1: The USB clears the status when data has been read from the FIFO buffer or data has been written to the FIFO buffer.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	TRNENSEL	Transaction-Enabled Time Select*1	0: For non-low-speed communication 1: For low-speed communication	R/W
b15 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Confirm that this bit is 0 before stopping the clock supply to the USB module.

EDGESTS Flag (Edge Interrupt Output Status Monitor Flag)

The EDGESTS flag indicates 1 when the edge interrupt output signal is in the middle of the edge processing.

Confirm that this flag is 0 before stopping the clock supply to the USB.

BRDYM Bit (BRDY Interrupt Status Clear Timing)

The BRDYM bit specifies the timing for clearing the BRDY interrupt status for each pipe.

TRNENSEL Bit (Transaction-Enabled Time Select)

The TRNENSEL bit selects, for full-speed or low-speed communication, the transaction-enabled time in which the USB issues tokens in a frame via the port.

Set the TRNENSEL bit to 1 when a low-speed device is connected.

The TRNENSEL bit is valid only when the host controller is selected.

This bit should be set to 0 if the function controller is selected.

31.2.13 Interrupt Status Register 0 (INTSTS0)

Address(es): USB0.INTSTS0 000A 0040h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
VBINT	RESM	SOFR	DVST	CTRTR	BEMP	NRDY	BRDY	VBSTS	DVSQ[2:0]		VALID	CTSQ[2:0]			
Value after reset: 0 0 0 0/1*1 0 0 0 0 0*2 0*3 0*3 0/1*3 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	CTSQ[2:0]	Control Transfer Stage Flag	b2 b0 0 0 0: Idle or setup stage 0 0 1: Control read data stage 0 1 0: Control read status stage 0 1 1: Control write data stage 1 0 0: Control write status stage 1 0 1: Control write (no data) status stage 1 1 0: Control transfer sequence error	R
b3	VALID	USB Request Reception Flag	0: Setup packet is not received. 1: Setup packet is received.	R/W
b6 to b4	DVSQ[2:0]	Device State Flag	b6 b4 0 0 0: Powered state 0 0 1: Default state 0 1 0: Address state 0 1 1: Configured state 1 x x: Suspended state	R
b7	VBSTS	VBUS Input Status Flag	0: USB0_VBUS pin is low. 1: USB0_VBUS pin is high.	R
b8	BRDY	Buffer Ready Interrupt Status Flag	0: BRDY interrupts are not generated. 1: BRDY interrupts are generated.	R
b9	NRDY	Buffer Not Ready Interrupt Status Flag	0: NRDY interrupts are not generated. 1: NRDY interrupts are generated.	R
b10	BEMP	Buffer Empty Interrupt Status Flag	0: BEMP interrupts are not generated. 1: BEMP interrupts are generated.	R
b11	CTRTR	Control Transfer Stage Transition Interrupt Status Flag*5	0: Control transfer stage transition interrupts are not generated. 1: Control transfer stage transition interrupts are generated.	R/W*4
b12	DVST	Device State Transition Interrupt Status Flag*5	0: Device state transition interrupts are not generated. 1: Device state transition interrupts are generated.	R/W*4
b13	SOFR	Frame Number Refresh Interrupt Status Flag	0: SOF interrupts are not generated. 1: SOF interrupts are generated.	R/W*4
b14	RESM	Resume Interrupt Status Flag*5,*6	0: Resume interrupts are not generated. 1: Resume interrupts are generated.	R/W*4
b15	VBINT	VBUS Interrupt Status Flag*6	0: VBUS interrupts are not generated. 1: VBUS interrupts are generated.	R/W*4

x: Don't care

Note 1. The value is 0 when the MCU is reset and 1 after a USB bus reset.

Note 2. The value is 1 when the USB0_VBUS pin is high and 0 when the USB0_VBUS pin is low.

Note 3. The value is 000b when the MCU is reset and 001b after a USB bus reset.

Note 4. To clear the VBINT, RESM, SOFR, DVST, CTRTR, or VALID flag, write 0 only to the flags to be cleared; write 1 to the other flags. Do not write 0 to the status flags indicating 0.

Note 5. The status of the RESM, DVST, and CTRTR flags are changed only when the function controller is selected. Set the corresponding interrupt enable bits to 0 (disabled) when the host controller is selected.

Note 6. A change in the status indicated by the VBINT and RESM flags can be detected even while the clock supply is stopped (the SCKE bit = 0), and the interrupts are output when the corresponding interrupt enable bits are enabled. Clearing the status through software should be done after enabling the clock supply.

CTSQ[2:0] Flags (Control Transfer Stage Flag)

When the host controller is selected, the read value is invalid.

VALID Flag (USB Request Reception Flag)

When the host controller is selected, the read value is invalid.

DVSQ[2:0] Flags (Device State Flag)

The DVSQ[2:0] flags are initialized by a USB bus reset.

When the host controller is selected, the read value is invalid.

BRDY Flag (Buffer Ready Interrupt Status Flag)

Indicates the BRDY interrupt status.

The USB sets the BRDY flag to 1 when at least one PIPE_nBRDY flag (n = 0 to 9) is set to 1 among the PIPE_nBRDY flags. These bits correspond to the BRDYENB.PIPE_nBRDYE bits (n = 0 to 9) to which 1 has been set, when the USB detects the BRDY interrupt status in at least one pipe among the pipes for which the BRDY interrupt output is enabled by software.

For the conditions for PIPE_nBRDY status assertion, refer to section 31.3.3.1, BRDY Interrupt.

The USB sets the BRDY flag to 0 when 0 is written by software to all the PIPE_nBRDY flags corresponding to the PIPE_nBRDYE bits that have been set to 1.

The BRDY flag cannot be set to 0 even if 0 is written to this bit by software.

NRDY Flag (Buffer Not Ready Interrupt Status Flag)

The USB sets the NRDY flag to 1 when at least one PIPE_nNRDY flag (n = 0 to 9) is set to 1 among the PIPE_nNRDY flags corresponding to the PIPE_nNRDYE bits (n = 0 to 9) to which 1 has been set (when the USB detects the NRDY interrupt status in at least one pipe among the pipes for which software enables the NRDY interrupt output).

For the conditions for PIPE_nNRDY status assertion, refer to section 31.3.3.2, NRDY Interrupt.

The USB sets the NRDY flag to 0 when 0 is written by software to all the PIPE_nNRDY flags corresponding to the PIPE_nNRDYE bits that have been set to 1.

The NRDY flag cannot be set to 0 even if 0 is written to this bit by software.

BEMP Flag (Buffer Empty Interrupt Status Flag)

The USB sets the BEMP flag to 1 when at least one PIPE_nBEMP flag (n = 0 to 9) is set to 1 among the PIPE_nBEMP flags corresponding to the PIPE_nBEMPE bits (n = 0 to 9) to which 1 has been set (when the USB detects the BEMP interrupt status in at least one pipe among the pipes for which the BEMP interrupt output is enabled by software).

For the conditions for PIPE_nBEMP status assertion, refer to section 31.3.3.3, BEMP Interrupt.

The USB sets the BEMP flag to 0 when 0 is written by software to all the PIPE_nBEMP flags corresponding to the PIPE_nBEMPE bits that have been set to 1.

The BEMP flag cannot be set to 0 even if 0 is written to this bit by software.

CTRT Flag (Control Transfer Stage Transition Interrupt Status Flag)

When the function controller is selected, the USB updates the value of the CTSQ[2:0] flags and sets the CTRT flag to 1 on detecting a change in the control transfer stage.

When a control transfer stage transition interrupt is generated, clear the status before the USB detects the next control transfer stage transition.

When the host controller is selected, the read value is invalid.

DVST Flag (Device State Transition Interrupt Status Flag)

When the function controller is selected, the USB updates the DVSQ[2:0] value and sets the DVST flag to 1 on detecting a change in the device state.

When a device state transition interrupt is generated, clear the status before the USB detects the next device state transition.

When the host controller is selected, the read value is invalid.

SOFR Flag (Frame Number Refresh Interrupt Status Flag)

(1) When the host controller is selected

The USB sets the SOFR flag to 1 on updating the frame number when the DVSTCTRO.UACT bit has been set to 1 by software. (A frame number refresh interrupt is detected every 1 ms.)

(2) When the function controller is selected

The USB sets the SOFR flag to 1 on updating the frame number. (A frame number refresh interrupt is detected every 1 ms.)

The USB can detect an SOFR interrupt through the internal interpolation function even when a damaged SOF packet is received from the USB host.

RESM Flag (Resume Interrupt Status Flag)

When the function controller is selected, the USB sets the RESM flag to 1 on detecting the falling edge of the signal on the USB0_DP pin in the suspended state (DVSQ[2:0] = 1xxb).

When the host controller is selected, the read value is invalid.

VBINT Flag (VBUS Interrupt Status Flag)

The USB sets the VBINT flag to 1 on detecting a level change (high to low or low to high) in the USB0_VBUS pin input value. The USB sets the VBSTS flag to indicate the USB0_VBUS pin input value. When the VBUS interrupt is generated, use software to repeat reading the VBSTS flag until the same value is read three or more times, and eliminate chattering.

31.2.14 Interrupt Status Register 1 (INTSTS1)

Address(es): USB0.INTSTS1 000A 0042h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OVRCR	BCHG	—	DTCH	ATTCH	—	—	—	—	EOFERR	SIGN	SACK	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	SACK	Setup Transaction Normal Response Interrupt Status Flag	0: SACK interrupts are not generated. 1: SACK interrupts are generated.	R/W *1
b5	SIGN	Setup Transaction Error Interrupt Status Flag	0: SIGN interrupts are not generated. 1: SIGN interrupts are generated.	R/W *1
b6	EOFERR	EOF Error Detection Interrupt Status Flag	0: EOFERR interrupts are not generated. 1: EOFERR interrupts are generated.	R/W *1
b10 to b7	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b11	ATTCH	ATTCH Interrupt Status Flag	0: ATTCH interrupts are not generated. 1: ATTCH interrupts are generated.	R/W *1
b12	DTCH	USB Disconnection Detection Interrupt Status Flag	0: DTCH interrupts are not generated. 1: DTCH interrupts are generated.	R/W *1
b13	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b14	BCHG	USB Bus Change Interrupt Status Flag *2	0: BCHG interrupts are not generated. 1: BCHG interrupts are generated.	R/W *1
b15	OVRCCR	Overcurrent Input Change Interrupt Status Flag *2	0: OVRCCR interrupts are not generated. 1: OVRCCR interrupts are generated.	R/W *1

Note 1. To clear the status indicated by the flags in the INTSTS1 register, write 0 only to the flags to be cleared; write 1 to the other flags.

Note 2. A change in the status indicated by the OVRCCR or BCHG flag can be detected even while the clock supply is stopped (while the SYSCFG.SCKE bit = 0), and the interrupt is output when the corresponding interrupt enable bit is enabled. Clearing the status through software should be done after setting the SYSCFG.SCKE bit to 1.

No interrupts other than those indicated by the BCHG and OVRCCR flags can be detected while the clock supply is stopped (while the SYSCFG.SCKE bit = 0).

The INTSTS1 register is used to confirm the status of each interrupt when the host controller is selected.

The various status change interrupts indicated by the flags in the INTSTS1 register should be enabled only when the host controller is selected.

SACK Flag (Setup Transaction Normal Response Interrupt Status Flag)

Indicates the status of the setup transaction normal response interrupt when the host controller is selected.

The USB detects the SACK interrupt when ACK response is returned from the peripheral device during the setup transactions issued by the USB, and sets the SACK flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the SACK interrupt.

When the function controller is selected, the read value is invalid.

SIGN Flag (Setup Transaction Error Interrupt Status Flag)

Indicates the status of the setup transaction error interrupt when the host controller is selected.

The USB detects the SIGN interrupt when ACK response is not returned from the peripheral device three consecutive times during the setup transactions issued by this module, and sets the SIGN flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the SIGN interrupt.

Specifically, the USB detects the SIGN interrupt when any of the following response conditions occur for three consecutive setup transactions.

- Timeout is detected by the USB when the peripheral device has returned no response.
- A damaged ACK packet is received.
- A handshake other than ACK (NAK, NYET, or STALL) is received.

When the function controller is selected, the read value is invalid.

EOFERR Flag (EOF Error Detection Interrupt Status Flag)

Indicates the status of the EOFERR interrupt when the host controller is selected.

The USB detects the EOFERR interrupt on detecting that communication is not completed at the EOF2 timing prescribed by USB Specification 2.0, and sets the EOFERR flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the EOFERR interrupt.

After detecting the EOFERR interrupt, the USB controls hardware as described below (irrespective of the setting of the corresponding interrupt enable bit). All pipes in which communications are currently carried out for the USB port should be terminated by software and perform re-enumeration of the USB port.

- Modifies the DVSTCTR0.UACT bit for the port in which an EOFERR interrupt has been detected to 0.
- Puts the port in which an EOFERR interrupt has been generated into the idle state.

When the function controller is selected, the read value is invalid.

ATTCH Flag (ATTCH Interrupt Status Flag)

Indicates the status of the ATTCH interrupt when the host controller is selected.

The USB detects the ATTCH interrupt on detecting J-state or K-state of the full-speed or low-speed signal level for 2.5 μ s, and sets the ATTCH flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the interrupt.

Specifically, the USB detects the ATTCH interrupt on any of the following conditions.

- K-state, SE0, or SE1 changes to J-state, and J-state continues for 2.5 μ s.
- J-state, SE0, or SE1 changes to K-state, and K-state continues for 2.5 μ s.

When the function controller is selected, the read value is invalid.

DTCH Flag (USB Disconnection Detection Interrupt Status Flag)

Indicates the status of the USB disconnection detection interrupt when the host controller is selected.

The USB detects the DTCH interrupt on detecting USB bus disconnection, and sets the DTCH flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the interrupt.

The USB detects bus disconnection based on USB Specification 2.0.

After detecting the DTCH interrupt, the USB controls hardware as described below (irrespective of the setting of the corresponding interrupt enable bit). All the pipes in which communications are currently carried out for the USB port should be terminated by software and make a transition to the wait state for bus connection to the USB port (wait state for ATTCH interrupt generation).

- Modifies the DVSTCTR0.UACT bit for the port in which a DTCH interrupt has been detected to 0.
- Puts the port in which a DTCH interrupt has been generated into the idle state.

When the function controller is selected, the read value is invalid.

BCHG Flag (USB Bus Change Interrupt Status Flag)

Indicates the status of the USB bus change interrupt.

The USB detects the BCHG interrupt when a change in the full-speed or low-speed signal level occurs on the USB port (a change from J-state, K-state, or SE0 to J-state, K-state, or SE0), and sets the BCHG flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the interrupt.

The USB sets the LNST[1:0] flags to indicate the current input state of the USB port. When the BCHG interrupt is generated, use software to repeat reading the LNST[1:0] flags until the same value is read three or more times, and eliminate chattering.

A change in the USB bus state can be detected even while the internal clock supply is stopped.

When the function controller is selected, the read value is invalid.

OVRCCR Flag (Overcurrent Input Change Interrupt Status Flag)

Indicates the status of the USB0_OVRCURA and USB0_OVRCURB input pin change interrupt.

The USB detects the OVRCCR interrupt when a change (high to low or low to high) occurs in at least one of the input values to the USB0_OVRCURA and USB0_OVRCURB pins, and sets the OVRCCR flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the interrupt.

31.2.15 BRDY Interrupt Status Register (BRDYSTS)

Address(es): USB0.BRDYSTS 000A 0046h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PIPE9B RDY	PIPE8B RDY	PIPE7B RDY	PIPE6B RDY	PIPE5B RDY	PIPE4B RDY	PIPE3B RDY	PIPE2B RDY	PIPE1B RDY	PIPE0B RDY
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIPE0BRDY	BRDY Interrupt Status Flag for Pipe 0*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b1	PIPE1BRDY	BRDY Interrupt Status Flag for Pipe 1*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b2	PIPE2BRDY	BRDY Interrupt Status Flag for Pipe 2*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b3	PIPE3BRDY	BRDY Interrupt Status Flag for Pipe 3*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b4	PIPE4BRDY	BRDY Interrupt Status Flag for Pipe 4*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b5	PIPE5BRDY	BRDY Interrupt Status Flag for Pipe 5*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b6	PIPE6BRDY	BRDY Interrupt Status Flag for Pipe 6*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b7	PIPE7BRDY	BRDY Interrupt Status Flag for Pipe 7*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b8	PIPE8BRDY	BRDY Interrupt Status Flag for Pipe 8*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b9	PIPE9BRDY	BRDY Interrupt Status Flag for Pipe 9*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. When the SOFCFG.BRDYM bit is set to 0, to clear the status indicated by the flags in the BRDYSTS register, write 0 only to the flags to be cleared; write 1 to the other flags.

Note 2. When the SOFCFG.BRDYM bit is set to 0, clearing BRDY Interrupts should be done before accessing the FIFO.

31.2.16 NRDY Interrupt Status Register (NRDYSTS)

Address(es): USB0.NRDYSTS 000A 0048h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PIPE9NRDY	PIPE8NRDY	PIPE7NRDY	PIPE6NRDY	PIPE5NRDY	PIPE4NRDY	PIPE3NRDY	PIPE2NRDY	PIPE1NRDY	PIPE0NRDY
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIPE0NRDY	NRDY Interrupt Status Flag for Pipe 0	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b1	PIPE1NRDY	NRDY Interrupt Status Flag for Pipe 1	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b2	PIPE2NRDY	NRDY Interrupt Status Flag for Pipe 2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b3	PIPE3NRDY	NRDY Interrupt Status Flag for Pipe 3	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b4	PIPE4NRDY	NRDY Interrupt Status Flag for Pipe 4	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b5	PIPE5NRDY	NRDY Interrupt Status Flag for Pipe 5	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b6	PIPE6NRDY	NRDY Interrupt Status Flag for Pipe 6	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b7	PIPE7NRDY	NRDY Interrupt Status Flag for Pipe 7	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b8	PIPE8NRDY	NRDY Interrupt Status Flag for Pipe 8	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b9	PIPE9NRDY	NRDY Interrupt Status Flag for Pipe 9	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. To clear the status indicated by the flags in the NRDYSTS register, write 0 only to the flags to be cleared; write 1 to the other flags.

31.2.17 BEMP Interrupt Status Register (BEMPSTS)

Address(es): USB0.BEMPSTS 000A 004Ah


	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PIPE9B EMP	PIPE8B EMP	PIPE7B EMP	PIPE6B EMP	PIPE5B EMP	PIPE4B EMP	PIPE3B EMP	PIPE2B EMP	PIPE1B EMP	PIPE0B EMP
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIPE0BEMP	BEMP Interrupt Status Flag for Pipe 0	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b1	PIPE1BEMP	BEMP Interrupt Status Flag for Pipe 1	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b2	PIPE2BEMP	BEMP Interrupt Status Flag for Pipe 2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b3	PIPE3BEMP	BEMP Interrupt Status Flag for Pipe 3	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b4	PIPE4BEMP	BEMP Interrupt Status Flag for Pipe 4	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b5	PIPE5BEMP	BEMP Interrupt Status Flag for Pipe 5	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b6	PIPE6BEMP	BEMP Interrupt Status Flag for Pipe 6	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b7	PIPE7BEMP	BEMP Interrupt Status Flag for Pipe 7	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b8	PIPE8BEMP	BEMP Interrupt Status Flag for Pipe 8	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b9	PIPE9BEMP	BEMP Interrupt Status Flag for Pipe 9	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. To clear the status indicated by the flags in the BEMPSTS register, write 0 only to the flags to be cleared; write 1 to the other flags.

31.2.18 Frame Number Register (FRMNUM)

Address(es): USB0.FRNUM 000A 004Ch



Bit	Symbol	Bit Name	Description	R/W
b10 to b0	FRNM[10:0]	Frame Number Flag	Latest frame number	R
b13 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b14	CRCE	Receive Data Error Flag	0: No error 1: An error occurred	R/W ^{*1}
b15	OVRN	Overrun/Underrun Detection Status Flag	0: No error 1: An error occurred	R/W ^{*1}

Note 1. To clear the status, write 0 only to the bits to be cleared; write 1 to the other bits.

FRNM[10:0] Flags (Frame Number Flag)

These bits indicate the latest frame number for the USB after the issuing of an SOF packet every 1 ms or writing to the FRNM[10:0] flags at the SOF packet reception.

CRCE Flag (Receive Data Error Flag)

Indicates whether a CRC error or bit stuffing error has been detected in the pipe during isochronous transfer.

The CRCE flag can be set to 0 by writing 0 to the CRCE flag by software. Here, 1 should be written to the other bits in FRMNUM.

On detecting a CRC error, the USB generates the internal NRDY interrupt request.

OVRN Flag (Overrun/Underrun Detection Status Flag)

Indicates whether an overrun/underrun error has been detected in the pipe during isochronous transfer.

The OVRN flag can be set to 0 by writing 0 to the OVRN flag by software. Here, 1 should be written to the other bits in FRMNUM.

(1) When the host controller is selected

The USB sets the OVRN flag to 1 on any of the following conditions.

- For the isochronous transfer pipe in the transmitting direction, the time to issue an OUT token comes before all the transmit data has been written to the FIFO buffer.
- For the isochronous transfer pipe in the receiving direction, the time to issue an IN token comes when no FIFO buffer planes are empty.


(2) When the function controller is selected

The USB sets the OVRN flag to 1 on any of the following conditions.

- For the isochronous transfer pipe in the transmitting direction, the IN token is received before all the transmit data has been written to the FIFO buffer.
- For the isochronous transfer pipe in the receiving direction, the OUT token is received when no FIFO buffer planes are empty.

31.2.19 USB Request Type Register (USBREQ)

Address(es): USB0.USBREQ 000A 0054h



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	BMREQUESTTYPE[7:0]	Request Type	These bits store the USB request bmRequestType value.	R/W *1
b15 to b8	BREQUEST[7:0]	Request	These bits store the USB request bRequest value.	R/W *1

Note 1. When the function controller is selected, these bits can only be read from, and writing to these bits is invalid. When the host controller is selected, these bits can be read from and written to.

The USBREQ register stores setup requests for control transfers.

When the function controller is selected, the values of bRequest and bmRequestType that have been received are stored.

When the host controller is selected, the values of bRequest and bmRequestType to be transmitted are set.

The USBREQ register is initialized by a USB bus reset.

BMREQUESTTYPE[7:0] Bits (Request Type)

These bits hold the value of the bmRequestType field of a USB request.

- When the host controller is selected:
Set these bits to the value of the USB request data in setup transactions for transmission. Do not modify the value of the BMREQUESTTYPE[7:0] bits while the DCPCTR.SUREQ bit is 1.
- When the function controller is selected:
These bits indicate the value of the USB request data in setup transactions for reception. Writing to the bits has no effect.


BREQUEST[7:0] Bits (Request)

These bits store bRequest value of the USB request.

- When the host controller is selected:
Set these bits to the value of the USB request data in setup transactions for transmission. Do not modify the value of the BREQUEST[7:0] bits while the DCPCTR.SUREQ bit is 1.
- When the function controller is selected:
These bits indicate the value of the USB request data in setup transactions for reception. Writing to the bits has no effect.

31.2.20 USB Request Value Register (USBVAL)

Address(es): USB0.USBVAL 000A 0056h




When the function controller is selected, the value of wValue that has been received is stored in the USBVAL register. When the host controller is selected, the value of wValue to be transmitted is set. The USBVAL register is initialized by a USB bus reset.

- When the host controller is selected:
Set these bits to the value of the wValue field in USB requests of setup transactions for transmission. Do not modify the value of the USBVAL register while the DCPCTR.SUREQ bit is 1.
- When the function controller is selected:
These bits indicate the value of the wValue field in USB requests received in setup transactions for reception. Writing to the USBVAL register has no effect.

31.2.21 USB Request Index Register (USBINDX)

Address(es): USB0.USBINDX 000A 0058h




The USBINDX register stores setup requests for control transfers. When the function controller is selected, the value of wIndex that has been received is stored. When the host controller is selected, the value of wIndex to be transmitted is set. The USBINDX register is initialized by a USB bus reset.

- When the host controller is selected:
Set these bits to the value of the wIndex field in USB requests of setup transactions for transmission. Do not modify the value of the USBINDX register while the DCPCTR.SUREQ bit is 1.
- When the function controller is selected:
These bits indicate the value of the wIndex field in USB requests received in setup transactions for reception. Writing to the USBINDX register has no effect.

31.2.22 USB Request Length Register (USBLENG)

Address(es): USB0.USBLENG 000A 005Ah



The USBLENG register stores setup requests for control transfers.


When the function controller is selected, the value of wLength that has been received is stored. When the host controller is selected, the value of wLength to be transmitted is set.

The USBLENG register is initialized by a USB bus reset.

- When the host controller is selected:
Set these bits to the value of the wLength field in USB requests of setup transactions for transmission. Do not modify the value of the USBLENG register while the DCPCTR.SUREQ bit is 1.
- When the function controller is selected:
These bits indicate the value of the wLength field in USB requests received in setup transactions for reception. Writing to the USBLENG register has no effect.

31.2.23 DCP Configuration Register (DCPCFG)

Address(es): USB0.DCPCFG 000A 005Ch



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	DIR	Transfer Direction*1	0: Data receiving direction 1: Data transmitting direction	R/W
b6, b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	SHTNAK	Pipe Disabled at End of Transfer*1	0: Pipe continued at the end of transfer 1: Pipe disabled at the end of transfer	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Modify this bit while DCPCTR.PID[1:0] bits are 00b (NAK). Before modifying this bit after modifying the DCPCTR.PID[1:0] bits for the DCP from 01b (BUF) to 00b (NAK), check that the DCPCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

DIR Bit (Transfer Direction)

When the host controller is selected, the DIR bit sets the transfer direction of the data stage and status stage.
When the function controller is selected, the DIR bit should be set to 0.

SHTNAK Bit (Pipe Disabled at End of Transfer)

The SHTNAK bit specifies whether to modify PID[1:0] bits to 00b (NAK) upon the end of transfer when the selected pipe is in the receiving direction.


The SHTNAK bit is valid when the selected pipe in the receiving direction.

When the SHTNAK bit is set to 1, the USB modifies the DCPCTR.PID[1:0] bits for the DCP to 00b (NAK) on determining the end of the transfer. The USB determines that the transfer has ended on the following condition.

- A short packet (including a zero-length packet) is successfully received.

31.2.24 DCP Maximum Packet Size Register (DCPMAXP)

Address(es): USB0.DCPMAXP 000A 005Eh



Bit	Symbol	Bit Name	Description	R/W
b6 to b0	MXPS[6:0]	Maximum Packet Size*1	These bits set the maximum amount of data (maximum packet size) in payloads for the DCP.	R/W
b11 to b7	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b12	DEVSEL[3:0]	Device Select*2	b15 b12 0 0 0 0: Address 0000 0 0 0 1: Address 0001 0 0 1 0: Address 0010 0 0 1 1: Address 0011 0 1 0 0: Address 0100 0 1 0 1: Address 0101 Settings other than above are prohibited.	R/W

Note 1. Modify the MXPS[6:0] bits while PID[1:0] bits are 00b (NAK). Before modifying these bits after modifying the DCPCTR.PID[1:0] bits for the DCP from 01b (BUF) to 00b (NAK), check that the DCPCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software. After modifying the MXPS[6:0] bits and the DCP has been set to the CURPIPE[3:0] bits in a port select register, clear the buffer by setting the BCLR bit the port control register to 1.

Note 2. Modify the DEVSEL[3:0] bits while PID[1:0] bits are 00b (NAK) and the DCPCTR.SUREQ bit is 0. To modify these bits after modifying the DCPCTR.PID[1:0] bits for the DCP from 01b (BUF) to 00b (NAK), check that the DCPCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

MXPS[6:0] Bits (Maximum Packet Size)

The MXPS[6:0] bits specify the maximum amount of data (maximum packet size) in payloads for the DCP. The initial value of the bits is 40h (64 bytes).

Ensure that the setting of the MXPS[6:0] bits is in compliance with USB Specification 2.0.

Do not write to the FIFO buffer or set PID[1:0] = 01b (BUF) while the setting of the MXPS[6:0] bits is 0.

DEVSEL[3:0] Bits (Device Select)

When the host controller is selected, these bits specify the address of the peripheral device which is the communication target during control transfer.

The DEVSEL[3:0] bits should be set after setting the address to the DEVADDn (n = 0 to 5) register corresponding to the value to be set in the DEVSEL[3:0] bits. For example, before setting the DEVSEL[3:0] bits to 0010b, the address should be set to DEVADD2.

When the function controller is selected, the DEVSEL[3:0] bits should be set to 0000b.

31.2.25 DCP Control Register (DCPCTR)

Address(es): USB0.DCPCTR 000A 0060h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	BSTS	SUREQ	—	—	SUREQ CLR	—	—	SQCLR	SQSET	SQMON	PBUSY	—	—	CCPL	PID[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	PID[1:0]	Response PID	b1 b0 0 0: NAK response 0 1: BUF response (depending on the buffer state) 1 0: STALL response 1 1: STALL response	R/W
b2	CCPL	Control Transfer End Enable	0: Invalid 1: Completion of control transfer is enabled.	R/W
b4, b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5	PBUSY	Pipe Busy Flag	0: DCP is not used for the transaction. 1: DCP is used for the transaction.	R
b6	SQMON	Sequence Toggle Bit Monitor Flag	0: DATA0 1: DATA1	R
b7	SQSET	Sequence Toggle Bit Set*2	0: Invalid 1: Specifies DATA1.	R/W*1
b8	SQCLR	Sequence Toggle Bit Clear*2	0: Invalid 1: Specifies DATA0.	R/W*1
b10, b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b11	SUREQCLR	SUREQ Bit Clear	0: Invalid 1: Clears the SUREQ bit to 0.	R/W
b13, b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b14	SUREQ	Setup Token Transmission	0: Invalid 1: Transmits the setup packet.	R/W
b15	BSTS	Buffer Status Flag	0: Buffer access is disabled. 1: Buffer access is enabled.	R

Note 1. Only 0 can be read.

Note 2. Write 1 to the SQSET and SQCLR bits while PID[1:0] bits are 00b (NAK). Before modifying these bits after modifying the PID[1:0] bits for the DCP from 01b (BUF) to 00b (NAK), check that the PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

PID[1:0] Bits (Response PID)

The PID[1:0] bits control the response type of the USB during control transfer.

(1) When the host controller is selected

Modify the setting of the PID[1:0] bits from 00b (NAK) to 01b (BUF) using the following procedure.

- When the transmitting direction is set
Write all the transmit data to the FIFO buffer while the DVSTCTR0.UACT bit is 1 and PID[1:0] bits are 00b (NAK), and then write 01b (BUF response). After PID[1:0] have been set to 01b (BUF), the USB executes the OUT transaction.
- When the receiving direction is set
Check that the FIFO buffer is empty (or empty the buffer) while the DVSTCTR0.UACT bit is 1 and PID[1:0] bits are 00b (NAK), and then set PID[1:0] bits to 01b (BUF). After PID[1:0] bits have been set to 01b (BUF), the USB executes the IN transaction.

The USB modifies the setting of the PID[1:0] bits as follows.

- The USB sets PID[1:0] bits to 11b (STALL) on receiving the data of a size exceeding the maximum packet size when the PID[1:0] bits has been set to 01b (BUF) by software.
- The USB sets PID[1:0] bits to 00b (NAK) on detecting a receive error, such as a CRC error, three consecutive times.
- The USB also sets PID[1:0] bits to 11b (STALL) on receiving the STALL handshake.

(2) When the function controller is selected

The USB modifies the setting of the PID[1:0] bits as follows.

- The USB modifies the PID[1:0] bits to 00b (NAK) on receiving the setup packet. Here, the USB sets the INTSTS0.VALID flag to 1. The setting of the PID[1:0] bits cannot be modified until the VALID flag is set to 0 by software.
- The USB sets PID[1:0] bits to 11b (STALL) on receiving the data of a size exceeding the maximum packet size when the PID[1:0] bits have been set to 01b (BUF) by software.
- The USB sets PID[1:0] bits to 1xb (STALL) on detecting the control transfer sequence error.
- The USB sets PID[1:0] bits to 00b (NAK) on detecting the USB bus reset.

The USB does not check the setting of the PID[1:0] bits while the SET_ADDRESS request is processed.

The PID[1:0] bits are initialized by a USB bus reset.

CCPL Bit (Control Transfer End Enable)

When the function controller is selected, setting the CCPL bit to 1 enables the status stage of the control transfer to be completed.

When the CCPL bit is set to 1 by software while the corresponding PID[1:0] bits are set to 01b (BUF), the USB completes the control transfer status stage.

During control read transfer, the USB transmits the ACK handshake in response to the OUT transaction from the USB host, and transmits the zero-length packet in response to the IN transaction from the USB host during control write or no-data control transfer. However, on detecting the SET_ADDRESS request, the USB operates in auto response mode from the setup stage up to the status stage completion irrespective of the setting of the CCPL bit.

The USB modifies the CCPL bit from 1 to 0 on receiving a new setup packet.

1 cannot be written to the CCPL bit by software while the INTSTS0.VALID flag is 1.

The CCPL bit is initialized by a USB bus reset.

When the host controller is selected, be sure to write 0 to the CCPL bit.

PBUSY Flag (Pipe Busy Flag)

The PBUSY flag indicates whether DCP is used or not for the transaction when USB changes the PID[1:0] bits from 01b (BUF) to 00b (NAK).

The USB modifies the PBUSY flag from 0 to 1 upon start of the USB transaction for the relevant pipe, and modifies the PBUSY flag from 1 to 0 upon completion of one transaction.

Reading the PBUSY flag after the PID[1:0] bits have been set to 00b (NAK) by software allows checking whether modification of the pipe settings is possible.

For details, refer to section 31.3.4.1, Pipe Control Register Switching Procedures.

SQMON Flag (Sequence Toggle Bit Monitor Flag)

The SQMON flag indicates the expected value of the sequence toggle bit for the next transaction during the DCP transfer.

The USB allows the SQMON flag to toggle upon normal completion of the transaction. However, the SQMON flag is not allowed to toggle when a data PID mismatch occurs during the transfer in the receiving direction.

When the function controller is selected, the USB sets the SQMON flag to 1 (specifies DATA1 as the expected value) upon successful reception of the setup packet.

When the function controller is selected, the USB does not reference the SQMON flag during the IN/OUT transaction of the status stage, and does not allow the SQMON flag to toggle upon normal completion.

SQSET Bit (Sequence Toggle Bit Set)

The SQSET bit specifies DATA1 as the expected value of the sequence toggle bit for the next transaction during the DCP transfer.

Do not set the SQCLR and SQSET bits to 1 simultaneously.

SQCLR Bit (Sequence Toggle Bit Clear)

The SQCLR bit specifies DATA0 as the expected value of the sequence toggle bit for the next transaction during the DCP transfer. The SQCLR bit indicates 0.

Do not set the SQCLR and SQSET bits to 1 simultaneously.

SUREQCLR Bit (SUREQ Bit Clear)

When the host controller is selected, setting the SUREQCLR bit to 1 clears the SUREQ bit to 0. The SUREQCLR bit indicates 0.

Set the SUREQCLR bit to 1 through software when communication has stopped with the SUREQ bit being 1 during the setup transaction. However, for normal setup transactions, the USB automatically clears the SUREQ bit to 0 upon completion of the transaction; therefore, clearing the SUREQ bit through software is not necessary.

Controlling the SUREQ bit through the SUREQCLR bit must be done while the DVSTCTR0.UACT bit is 0 and thus communication is halted or while no transfer is being performed with bus disconnection detected.

When the function controller is selected, be sure to write 0 to the SUREQCLR bit.

SUREQ Bit (Setup Token Transmission)

The USB transmits the setup packet by setting the SUREQ bit to 1 when the host controller is selected.

After completing the setup transaction process, the USB generates either the SACK or SIGN interrupt and sets the SUREQ bit to 0.

The USB also sets the SUREQ bit to 0 when software sets the SUREQCLR bit to 1.

Before setting the SUREQ bit to 1, set the DCPMAXP.DEVSEL[3:0] bits, registers USBREQ, USBVAL, USBINDX, and USBLENG appropriately to transmit the desired USB request in the setup transaction. Before setting this bit to 1, check that the PID[1:0] bits for the DCP are set to 00b (NAK). After setting the SUREQ bit to 1, do not modify the DCPMAXP.DEVSEL[3:0] bits, registers USBREQ, USBVAL, USBINDX, or USBLENG until the setup transaction is completed (the SUREQ bit = 1).

Write 1 to the SUREQ bit only when transmitting the setup token; for other purposes, write 0.

When the function controller is selected, be sure to write 0 to the SUREQ bit.

BSTS Flag (Buffer Status Flag)


Indicates whether DCP FIFO buffer access is enabled or disabled.

The meaning of the BSTS flag depends on the setting of ISEL bit in the port select register as shown below.

- When the ISEL bit = 0, the BSTS flag indicates whether the received data can be read from the buffer.
- When the ISEL bit = 1, the BSTS flag indicates whether the data to be transmitted can be written to the buffer.

31.2.26 Pipe Window Select Register (PIPESEL)

Address(es): USB0.PIPESEL 000A 0064h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	PIPESEL[3:0]	Pipe Window Select	b3 b0 0 0 0 0: No pipe selected 0 0 0 1: Pipe 1 0 0 1 0: Pipe 2 0 0 1 1: Pipe 3 0 1 0 0: Pipe 4 0 1 0 1: Pipe 5 0 1 1 0: Pipe 6 0 1 1 1: Pipe 7 1 0 0 0: Pipe 8 1 0 0 1: Pipe 9 Settings other than above are prohibited.	R/W
b15 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Pipes 1 to 9 should be set using registers PIPESEL, PIPECFG, PIPEMAXP, PIPEPERI, PIPEnCTR, PIPEnTRE, and PIPEnTRN.

After selecting the pipe using the PIPESEL register, functions of the pipe should be set using registers PIPECFG, PIPEMAXP, and PIPEPERI. PIPEnCTR, PIPEnTRE, and PIPEnTRN can be set regardless of the pipe selection in the PIPESEL register.

PIPESEL[3:0] Bits (Pipe Window Select)

The PIPESEL[3:0] bits select the pipe number corresponding to registers PIPECFG, PIPEMAXP, and PIPEPERI which data are written to or read from.

Selecting a pipe number through the PIPESEL[3:0] bits allows writing to and reading from registers PIPECFG, PIPEMAXP, and PIPEPERI which correspond to the selected pipe number.

When PIPESEL[3:0] = 0000b, 0 is read from all of the bits in registers PIPECFG, PIPEMAXP, and PIPEPERI. Writing to these bits is invalid.

31.2.27 Pipe Configuration Register (PIPECFG)

Address(es): USB0.PIPECFG 000A 0068h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
TYPE[1:0]		—	—	—	BFRE	DBLB	—	SHTNAK	—	—	DIR	EPNUM[3:0]			
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	EPNUM[3:0]	Endpoint Number*1	These bits specify the endpoint number for the selected pipe. Setting 0000b means an unused pipe.	R/W
b4	DIR	Transfer Direction*2,*3	0: Receiving direction 1: Transmitting direction	R/W
b6, b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	SHTNAK	Pipe Disabled at End of Transfer*1	0: Pipe assignment continued at the end of transfer 1: Pipe assignment disabled at the end of transfer	R/W
b8	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b9	DBLB	Double Buffer Mode*2,*3	0: Single buffer 1: Double buffer	R/W
b10	BFRE	BRDY Interrupt Operation Specification *2,*3	0: BRDY interrupt upon transmitting or receiving data 1: BRDY interrupt upon completion of reading data	R/W
b13 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15, b14	TYPE[1:0]	Transfer Type*1	<ul style="list-style-type: none"> • Pipes 1 and 2 b15 b14 0 0: Pipe not used 0 1: Bulk transfer 1 0: Setting prohibited 1 1: Isochronous transfer • Pipes 3 to 5 b15 b14 0 0: Pipe not used 0 1: Bulk transfer 1 0: Setting prohibited 1 1: Setting prohibited • Pipes 6 to 9 b15 b14 0 0: Pipe not used 0 1: Setting prohibited 1 0: Interrupt transfer 1 1: Setting prohibited 	R/W

Note 1. Modify the TYPE[1:0], SHTNAK, and EPNUM[3:0] bits while the PIPEnCTR.PID[1:0] bits are 00b (NAK). Before modifying these bits after modifying the PIPEnCTR.PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PIPEnCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

Note 2. Modify the BFRE, DBLB, and DIR bits while the PIPEnCTR.PID[1:0] bits are 00b (NAK) and before the pipe is selected by the CURPIPE[3:0] bits in the port select register. Before modifying these bits after modifying the PIPEnCTR.PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PIPEnCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), checking the PIPEnCTR.PBUSY flag through software is not necessary.

Note 3. To modify the BFRE, DBLB, and DIR bits after completing USB communication using the selected pipe, write 1 and then 0 to the PIPEnCTR.ACLRM bit continuously through software to clear the FIFO buffer assigned to the selected pipe while the PID[1:0] bits and CURPIPE[3:0] bits are in the state described in the above note 2.

The PIPECFG register specifies the transfer type, buffer memory access direction, and endpoint numbers for pipes 1 to 9. It also selects single or double buffer mode, and whether to continue or disable pipe operation at the end of transfer.

EPNUM[3:0] Bits (Endpoint Number)

The EPNUM[3:0] bits specify the endpoint number for the selected pipe.

Setting 0000b means an unused pipe.

Do not make the settings such that the combination of the settings of the DIR and EPNUM[3:0] bits should be the same for two or more pipes (EPNUM[3:0] bits = 0000b can be set for all of the pipes).

DIR Bit (Transfer Direction)

The DIR bit specifies the transfer direction for the selected pipe.

When the DIR bit has been set to 0 by software, the USB uses the selected pipe in the receiving direction, and when software has set the DIR bit to 1, the USB uses the selected pipe in the transmitting direction.

SHTNAK Bit (Pipe Disabled at End of Transfer)

The SHTNAK bit specifies whether to modify the PID[1:0] bits to 00b (NAK) upon the end of transfer when the selected pipe is in the receiving direction.

The SHTNAK bit is valid when the selected pipe is pipe 1 to 5 in the receiving direction.

When the SHTNAK bit has been set to 1 by software for the selected pipe in the receiving direction, the USB modifies the PIPEnCTR.PID[1:0] bits corresponding to the selected pipe to 00b (NAK) on determining the end of the transfer. The USB determines that the transfer has ended on any of the following conditions.

- A short packet (including a zero-length packet) is successfully received.
- The transaction counter is used and the number of packets specified by the counter are successfully received.

DBLB Bit (Double Buffer Mode)

The DBLB bit selects either single or double buffer mode for the FIFO buffer used by the selected pipe.

The DBLB bit is valid when the selected pipe is pipe 1 to 5.

BFRE Bit (BRDY Interrupt Operation Specification)

The BFRE bit specifies the BRDY interrupt generation timing from the USB to the CPU with respect to the selected pipe.

When the BFRE bit has been set to 1 by software and the selected pipe is in the receiving direction, the USB detects the transfer completion and generates the BRDY interrupt on having read the relevant packet.

When the BRDY interrupt is generated with the above conditions, 1 should be written to the BCLR bit in the port control register by software. The FIFO buffer assigned to the selected pipe is not enabled for reception until 1 is written to the BCLR bit.

When the BFRE bit has been set to 1 by software and the selected pipe is in the transmitting direction, the USB does not generate the BRDY interrupt.

For details, refer to section 31.3.3.1, BRDY Interrupt.


TYPE[1:0] Bits (Transfer Type)

The TYPE[1:0] bits select the transfer type for the pipe selected by the PIPESEL.PIPESEL[3:0] bits (selected pipe).

Before setting the PID[1:0] bits to 01b (BUF) for the selected pipe (before starting USB communication using the selected pipe), set the TYPE[1:0] bits to a value other than 00b.

31.2.28 Pipe Maximum Packet Size Register (PIPEMAXP)

Address(es): USB0.PIPEMAXP 000A 006Ch



Bit	Symbol	Bit Name	Description	R/W																					
b8 to b0	MXPS[8:0]	Maximum Packet Size*2	<ul style="list-style-type: none"> • Pipes 1 and 2: 1 byte (001h) to 256 bytes (100h) • Pipes 3 to 5: 8 bytes (008h), 16 bytes (010h), 32 bytes (020h), 64 bytes (040h) (Bits [8:7] and [2:0] are not provided.) • Pipes 6 to 9: 1 byte (001h) to 64 bytes (040h) (Bits [8:7] are not provided.) 	R/W																					
b11 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W																					
b15 to b12	DEVSEL[3:0]	Device Select*3	<table style="width: 100%; border: none;"> <tr> <td style="width: 10%; text-align: right;">b3</td> <td style="width: 10%; text-align: left;">b0</td> <td></td> </tr> <tr> <td>0 0 0 0:</td> <td>Address 0000</td> <td></td> </tr> <tr> <td>0 0 0 1:</td> <td>Address 0001</td> <td></td> </tr> <tr> <td>0 0 1 0:</td> <td>Address 0010</td> <td></td> </tr> <tr> <td>0 0 1 1:</td> <td>Address 0011</td> <td></td> </tr> <tr> <td>0 1 0 0:</td> <td>Address 0100</td> <td></td> </tr> <tr> <td>0 1 0 1:</td> <td>Address 0101</td> <td></td> </tr> </table> Settings other than above are prohibited.	b3	b0		0 0 0 0:	Address 0000		0 0 0 1:	Address 0001		0 0 1 0:	Address 0010		0 0 1 1:	Address 0011		0 1 0 0:	Address 0100		0 1 0 1:	Address 0101		R/W
b3	b0																								
0 0 0 0:	Address 0000																								
0 0 0 1:	Address 0001																								
0 0 1 0:	Address 0010																								
0 0 1 1:	Address 0011																								
0 1 0 0:	Address 0100																								
0 1 0 1:	Address 0101																								

- Note 1. The value of these bits is 0000h when no pipe is selected with the PIPESEL.PIPESEL[3:0] bits and 0040h when a pipe is selected.
- Note 2. Modify the MXPS[8:0] bits while the PIPEnCTR.PID[1:0] bits are 00b (NAK) and before the pipe is selected by the CURPIPE[3:0] bits in the port select register. Before modifying these bits after modifying the PIPEnCTR.PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PIPEnCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.
- Note 3. Modify the DEVSEL[3:0] bits while the PIPEnCTR.PID[1:0] bits are 00b (NAK). To modify these bits after modifying the PIPEnCTR.PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PIPEnCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

The PIPEMAXP register specifies the maximum packet size for pipes 1 to 9.

MXPS[8:0] Bits (Maximum Packet Size)

The MXPS[8:0] bits specify the maximum data payload (maximum packet size) for the selected pipe. These bits should be set to the appropriate value for each transfer type based on USB Specification 2.0. Note that the maximum value of pipes 1 and 2 is 256. While MXPS[8:0] = 000h, do not write to the FIFO buffer or do not set the PID[1:0] bits to 01b (BUF).

DEVSEL[3:0] Bits (Device Select)

When the host controller is selected, these bits specify the USB device address of the peripheral device which is the communication target.

The DEVSEL[3:0] bits should be set after setting the address to the DEVADDn (n = 0 to 5) register corresponding to the value to be set in the DEVSEL[3:0] bits. For example, before setting the DEVSEL[3:0] bits to 0010b, the address should be set to DEVADD2.

When the function controller is selected, the DEVSEL[3:0] bits should be set to 0000b.

31.2.29 Pipe Cycle Control Register (PIPEPERI)

Address(es): USB0.PIPEPERI 000A 006Eh

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	IFIS	—	—	—	—	—	—	—	—	—	IITV[2:0]		
Value after reset:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	IITV[2:0]	Interval Error Detection Interval *1	Specify the interval error detection timing for the selected pipe in terms of frames, which is expressed as nth power of 2.	R/W
b11 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	IFIS	Isochronous IN Buffer Flush	0: The buffer is not flushed. 1: The buffer is flushed.	R/W
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Modify the IITV[2:0] bits while the PIPEnCTR.PID[1:0] bits are 00b (NAK). To modify these bits after modifying the PIPEnCTR.PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PIPEnCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

The PIPEPERI register selects whether the buffer is flushed or not when an interval error occurred during isochronous IN transfer, and sets the interval error detection interval for pipes 1 to 9.

IITV[2:0] Bits (Interval Error Detection Interval)

Before modifying the IITV[2:0] bits after USB communication has been completed with the IITV[2:0] bits set to a certain value, set the PID[1:0] bits to 00b (NAK) and then set the PIPEnCTR.ACLRM bit to 1 to initialize the interval timer.

The IITV[2:0] bits are invalid for pipes 3 to 5; set the IITV[2:0] bits to 000b for pipes 3 to 5.

IFIS Bit (Isochronous IN Buffer Flush)

Specifies whether to flush the buffer when the pipe selected by the PIPESEL.PIPESEL[3:0] bits (selected pipe) is used for isochronous IN transfers.

When the function controller is selected and the selected pipe is for isochronous IN transfers, the USB automatically clears the FIFO buffer when the USB fails to receive the IN token from the USB host within the interval set by the IITV[2:0] bits in terms of frames.

In double buffer mode (the PIPECFG.DBLB bit = 1), the USB only clears the data in the plane used earlier.

The USB clears the FIFO buffer on receiving the SOF packet immediately after the frame in which the USB has expected to receive the IN token. Even if the SOF packet is damaged, the USB also clears the FIFO buffer at the right timing to receive the SOF packet by using the internal interpolation function.

When the host controller is selected, set the IITV[2:0] bits to 000b.

When the selected pipe is not for isochronous transfer, set the IITV[2:0] bits to 000b.

31.2.30 Pipe n Control Registers (PIPEnCTR) (n = 1 to 9)

- PIPEnCTR (n = 1 to 5)

Address(es): USB0.PIPE1CTR 000A 0070h, USB0.PIPE2CTR 000A 0072h, USB0.PIPE3CTR 000A 0074h, USB0.PIPE4CTR 000A 0076h, USB0.PIPE5CTR 000A 0078h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
BSTS	INBUFM	—	—	—	ATREPM	ACLRM	SQCLR	SQSET	SQMON	PBUSY	—	—	—	PID[1:0]	
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b1, b0	PID[1:0]	Response PID	b1 b0 0 0: NAK response 0 1: BUF response (depending on the buffer state) 1 0: STALL response 1 1: STALL response	R/W
b4 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5	PBUSY	Pipe Busy Flag	0: The relevant pipe is not used for the transaction. 1: The relevant pipe is used for the transaction.	R
b6	SQMON	Sequence Toggle Bit Confirmation	0: DATA0 1: DATA1	R
b7	SQSET	Sequence Toggle Bit Set* ²	0: Write disabled 1: Specifies DATA1.	R/W* ¹
b8	SQCLR	Sequence Toggle Bit Clear* ²	0: Write disabled 1: Specifies DATA0.	R/W* ¹
b9	ACLRM	Auto Buffer Clear Mode* ³	0: Disabled 1: Enabled (all buffers are initialized)	R/W
b10	ATREPM	Auto Response Mode* ²	0: Auto response is disabled. 1: Auto response is enabled.	R/W
b13 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b14	INBUFM	Transmit Buffer Monitor Flag	0: There is no data to be transmitted in the buffer memory. 1: There is data to be transmitted in the buffer memory.	R
b15	BSTS	Buffer Status Flag	0: Buffer access by the CPU is disabled. 1: Buffer access by the CPU is enabled.	R

Note 1. Only 0 can be read.

Note 2. Modify the ATREPM bit or write 1 to the SQCLR or SQSET bit while the PID[1:0] bits are 00b (NAK). Before modifying these bits after modifying the PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

Note 3. Modify the ACLRM bit while PID[1:0] bits are 00b (NAK) and before the pipe is selected by the CURPIPE[3:0] bits in the port select register. Before modifying this bit after modifying the PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

The PIPEnCTR register can be set regardless of the pipe selection in the PIPESEL register.

PID[1:0] Bits (Response PID)

The PID[1:0] bits specify the response type for the next transaction of the relevant pipe.

The default setting of the PID[1:0] bits are 00b (NAK). Modify the setting of the PID[1:0] bits to 01b (BUF) to use the relevant pipe for USB transfer. Table 31.6 and Table 31.7 show the basic operation (operation when there are no errors in the transmitted and received packets) of the USB depending on the PID[1:0] bit setting.

After modifying the setting of the PID[1:0] bits through software from 01b (BUF) to 00b (NAK) during USB communication using the relevant pipe, check that the PBUSY flag is 1 to see if USB transfer using the relevant pipe has actually entered the NAK state. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

The USB modifies the setting of the PID[1:0] bits in the following cases.

- The USB sets the PID[1:0] bits to 00b (NAK) on recognizing the completion of the transfer when the relevant pipe is in the receiving direction and the PIPECFG.SHTNAK bit for the selected pipe has been set to 1 by software.
- The USB sets the PID[1:0] bits to 11b (STALL) on receiving a data packet with a payload exceeding the maximum packet size of the relevant pipe.
- The USB sets the PID[1:0] bits to 00b (NAK) on detecting a USB bus reset when the function controller is selected.
- The USB sets the PID[1:0] bits to 00b (NAK) on detecting a receive error, such as a CRC error, three consecutive times when the host controller is selected.
- The USB sets the PID[1:0] bits to 11b (STALL) on receiving the STALL handshake when the host controller is selected.

To specify each response type, set the PID[1:0] bits as follows.

- To make a transition from NAK (00b) to STALL, set 10b.
- To make a transition from BUF (01b) to STALL, set 11b.
- To make a transition from STALL (11b) to NAK, set 10b and then 00b.
- To make a transition from STALL (11b) to BUF, set 10b, 00b, and then 01b.
- To make a transition from STALL (10b) to BUF, set 00b and then 01b.

PBUSY Flag (Pipe Busy Flag)

The PBUSY flag indicates whether the relevant pipe is being currently used or not for the transaction.

The USB modifies the PBUSY flag from 0 to 1 upon start of the USB transaction for the relevant pipe, and modifies the PBUSY flag from 1 to 0 upon completion of one transaction.

Reading the PBUSY flag after the PID[1:0] bits have been set to 00b (NAK) by software allows checking whether modification of the pipe settings is possible.

For details, refer to section 31.3.4.1, Pipe Control Register Switching Procedures.

SQMON Bit (Sequence Toggle Bit Confirmation)

The SQMON flag indicates the expected value of the sequence toggle bit for the next transaction of the relevant pipe.

When the relevant pipe is not for the isochronous transfer, the USB allows the SQMON flag to toggle upon normal completion of the transaction. However, the SQMON flag is not allowed to toggle when a data PID mismatch occurs during the transfer in the receiving direction.

SQSET Bit (Sequence Toggle Bit Set)

The SQSET bit should be set to 1 to set DATA1 as the expected value of the sequence toggle bit for the next transaction of the relevant pipe.

Setting the SQSET bit to 1 through software allows the USB to set DATA1 as the expected value of the sequence toggle bit of the relevant pipe. The USB sets the SQSET bit to 0.

SQCLR Bit (Sequence Toggle Bit Clear)

The SQCLR bit should be set to 1 to clear the expected value (to set DATA0 as the expected value) of the sequence toggle bit for the next transaction of the relevant pipe.

Setting the SQCLR bit to 1 through software allows the USB to set DATA0 as the expected value of the sequence toggle bit of the relevant pipe. The USB sets the SQCLR bit to 0.

ACLRM Bit (Auto Buffer Clear Mode)

Enables or disables auto buffer clear mode for the relevant pipe.

To delete the information in the FIFO buffer assigned to the relevant pipe completely, write 1 and then 0 to the ACLRM bit continuously.

Table 31.8 shows the information cleared by writing 1 and 0 to the ACLRM bit continuously and the cases in which clearing the information is necessary.

ATREPM Bit (Auto Response Mode)

Enables or disables auto response mode for the relevant pipe.

When the function controller is selected and the relevant pipe is for bulk transfer, the ATREPM bit can be set to 1.

When the ATREPM bit is set to 1, the USB responds to the token from the USB host as described below.

(1) When the relevant pipe is for bulk IN transfer (the PIPECFG.TYPE[1:0] bits = 01b and the PIPECFG.DIR bit = 1)
When the ATREPM bit = 1 and PID[1:0] = 01b (BUF), the USB transmits a zero-length packet in response to the IN token.

The USB updates (allows toggling of) the sequence toggle bit (data PID) each time the USB receives ACK from the USB host (in a single transaction, IN token is received, zero-length packet is transmitted, and then ACK is received.).

In this case, the USB does not generate the BRDY or BEMP interrupt.

(2) When the relevant pipe is for bulk OUT transfer (the PIPECFG.TYPE[1:0] bits = 01b and the PIPECFG.DIR bit = 0)
When the ATREPM bit = 1 and PID[1:0] = 01b (BUF), the USB returns NAK in response to the OUT token and generates the NRDY interrupt.

For USB communication in auto response mode, set the ATREPM bit to 1 while the FIFO buffer is empty. Do not write to the FIFO buffer during USB communication in auto response mode.

When the relevant pipe is for isochronous transfer, be sure to set the ATREPM bit to 0.

When the host controller is selected, be sure to set the ATREPM bit to 0.

INBUFM Flag (Transmit Buffer Monitor Flag)

Indicates the relevant FIFO buffer status when the relevant pipe is in the transmitting direction.

When the relevant pipe is in the transmitting direction (the PIPECFG.DIR bit = 1), the USB sets the INBUFM flag to 1 when the CPU or DMAC/DTC completes writing data to at least one FIFO buffer plane.

The USB sets the INBUFM flag to 0 when the USB completes transmitting the data from the FIFO buffer plane to which all the data has been written. In double buffer mode (the PIPECFG.DBLB bit = 1), the USB sets the INBUFM flag to 0 when the USB completes transmitting the data from the two FIFO buffer planes before the CPU or DMAC/DTC completes writing data to one FIFO buffer plane.

The INBUFM flag indicates the same value as the BSTS flag when the relevant pipe is in the receiving direction (the PIPECFG.DIR bit = 0).

BSTS Flag (Buffer Status Flag)

Indicates the FIFO buffer status for the relevant pipe.

The meaning of the BSTS flag depends on the settings of the PIPECFG.DIR bit, PIPECFG.BFRE bit, and DnFIFOSEL.DCLRM bits as shown in Table 31.9.

Table 31.6 Operation of USB depending on PID[1:0] Bits Setting (When Host Controller is Selected)

PID[1:0] Bits	Transfer Type	Transfer Direction (DIR Bit)	Operation of USB
00b (NAK)	Operation does not depend on the setting.	Operation does not depend on the setting.	Does not issue tokens.
01b (BUF)	Bulk or interrupt	Operation does not depend on the setting.	Issues tokens while the DVSTCTR0.UACT bit is 1 and the FIFO buffer corresponding to the relevant pipe is ready for transmission and reception. Does not issue tokens while the DVSTCTR0.UACT bit is 0 or the FIFO buffer corresponding to the relevant pipe is not ready for transmission or reception.
	Isochronous	Operation does not depend on the setting.	Issues tokens irrespective of the status of the FIFO buffer corresponding to the relevant pipe.
10b (STALL) or 11b (STALL)	Operation does not depend on the setting.	Operation does not depend on the setting.	Does not issue tokens.

Table 31.7 Operation of USB depending on PID[1:0] Bits Setting (When Function Controller is Selected)

PID[1:0] Bits	Transfer Type	Transfer Direction (DIR Bit)	Operation of USB
00b (NAK)	Bulk or interrupt	Operation does not depend on the setting.	Returns NAK in response to the token from the USB host.
	Isochronous	Operation does not depend on the setting.	Returns nothing in response to the token from the USB host.
01b (BUF)	Bulk	Receiving direction (DIR bit = 0)	Receives data and returns ACK in response to the OUT token from the USB host if the FIFO buffer corresponding to the relevant pipe is ready for reception.
	Interrupt	Receiving direction (DIR bit = 0)	Receives data and returns ACK in response to the OUT token from the USB host if the FIFO buffer corresponding to the relevant pipe is ready for reception.
	Bulk or interrupt	Transmitting direction (DIR bit = 1)	Transmits data in response to the token from the USB host if the corresponding FIFO buffer is ready for transmission. Returns NAK if not ready.
	Isochronous	Receiving direction (DIR bit = 0)	Receives data in response to the OUT token from the USB host if the FIFO buffer corresponding to the relevant pipe is ready for reception. Discards data if not ready.
	Isochronous	Transmitting direction (DIR bit = 1)	Transmits data in response to the token from the USB host if the corresponding FIFO buffer is ready for transmission. Transmits the zero-length packet if not ready.
10b (STALL) or 11b (STALL)	Bulk or interrupt	Operation does not depend on the setting.	Returns STALL in response to the token from the USB host.
	Isochronous	Operation does not depend on the setting.	Returns nothing in response to the token from the USB host.

Table 31.8 Information Cleared by USB by Setting ACLRM = 1

No.	Information Cleared by ACLRM Bit Manipulation	Cases in which Clearing Information is Necessary
1	All the information in the FIFO buffer assigned to the relevant pipe (both FIFO buffer planes are cleared when double buffer mode is selected)	When the pipe is to be initialized
2	The interval count value when the relevant pipe is for isochronous transfer	When the interval count value is to be reset
3	Internal flags concerning the PIPECFG.BFRE bit	When the PIPECFG.BFRE setting is modified
4	FIFO buffer toggle control	When the PIPECFG.DBLB setting is modified
5	Internal flags concerning the transaction count	When the transaction count function is forcibly terminated

Table 31.9 Operation of BSTS Flag

DIR Bit	BFRE Bit	DCLRM Bit	BSTS Flag Function
0	0	0	The received data can be read from the FIFO buffer. The received data has been completely read from the FIFO buffer.
		1	Setting prohibited
	1	0	The received data can be read from the FIFO buffer. The BCLR bit in the port control register has been set to 1 by software after the received data has been completely read from the FIFO buffer.
		1	The received data can be read from the FIFO buffer. The received data has been completely read from the FIFO buffer.
1	0	0	The transmit data can be written to the FIFO buffer. The transmit data has been completely written to the FIFO buffer.
		1	Setting prohibited
	1	0	Setting prohibited
		1	Setting prohibited

- PIPE_nCTR (n = 6 to 9)

Address(es): USB0.PIPE6CTR 000A 007Ah, USB0.PIPE7CTR 000A 007Ch, USB0.PIPE8CTR 000A 007Eh, USB0.PIPE9CTR 000A 0080h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
BSTS	—	—	—	—	—	ACLRM	SQCLR	SQSET	SQMON	PBUSY	—	—	—	PID[1:0]	
Value after reset:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	PID[1:0]	Response PID	b1 b0 0 0: NAK response 0 1: BUF response (depending on the buffer state) 1 0: STALL response 1 1: STALL response	R/W
b4 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5	PBUSY	Pipe Busy Flag	0: The relevant pipe is not used at the USB bus. 1: The relevant pipe is used at the USB bus.	R
b6	SQMON	Sequence Toggle Bit Confirmation Flag	0: DATA0 1: DATA1	R
b7	SQSET	Sequence Toggle Bit Set*2	0: Invalid 1: Specifies DATA1.	R/W *1
b8	SQCLR	Sequence Toggle Bit Clear *2	0: Invalid 1: Specifies DATA0.	R/W *1
b9	ACLRM	Auto Buffer Clear Mode*2,*3	0: Auto buffer clear mode is disabled. 1: Auto buffer clear mode is enabled (all buffers are initialized)	R/W
b14 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	BSTS	Buffer Status Flag	0: Buffer access is disabled. 1: Buffer access is enabled.	R

Note 1. Only 0 can be read. Only 1 can be written.

Note 2. Write 1 to the SQCLR or SQSET bit while the PID[1:0] bits are 00b (NAK). Before modifying these bits after modifying the PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

Note 3. Modify the ACLRM bit while the PID[1:0] bits are 00b (NAK) and before the pipe is selected by the CURPIPE[3:0] bits in the port select register. Before modifying this bit after modifying the PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

PID[1:0] Bits (Response PID)

The PID[1:0] bits specify the response type for the next transaction of the relevant pipe.

The default setting of the PID[1:0] bits are 00b (NAK). Modify the setting of the PID[1:0] bits to 01b (BUF) to use the relevant pipe for USB transfer. Table 31.6 and Table 31.7 show the basic operation (operation when there are no errors in the transmitted and received packets) of the USB depending on the setting of the PID[1:0] bits.

After modifying the setting of the PID[1:0] bits through software from 01b (BUF) to 00b (NAK) during USB communication using the relevant pipe, check that the PBUSY flag is 1 to see if USB transfer using the relevant pipe has actually entered the NAK state. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

The USB modifies the setting of the PID[1:0] bits in the following cases.

- The USB sets the PID[1:0] bits to 11b (STALL) on receiving a data packet with a payload exceeding the maximum packet size of the relevant pipe.
- The USB sets the PID[1:0] bits to 00b (NAK) on detecting a USB bus reset when the function controller is selected.
- The USB sets the PID[1:0] bits to 00b (NAK) on detecting a receive error, such as a CRC error, three consecutive times when the host controller is selected.
- The USB sets the PID[1:0] bits to 11b (STALL) on receiving the STALL handshake when the host controller is selected.

To specify each response type, set the PID[1:0] bits as follows.

- To make a transition from NAK (00b) to STALL, set 10b.
- To make a transition from BUF (01b) to STALL, set 11b.
- To make a transition from STALL (11b) to NAK, set 10b and then 00b.
- To make a transition from STALL (11b) to BUF, set 10b, 00b, and then 01b.
- To make a transition from STALL (10b) to BUF, set 00b and then 01b.

PBUSY Flag (Pipe Busy Flag)

The PBUSY flag indicates whether the relevant pipe is being currently used or not for the transaction.

The USB modifies the PBUSY flag from 0 to 1 upon start of the USB transaction for the relevant pipe, and modifies the PBUSY flag from 1 to 0 upon completion of one transaction.

Reading the PBUSY flag after the PID[1:0] bits has been set to 00b (NAK) by software allows checking whether modification of the pipe settings is possible.

SQMON Flag (Sequence Toggle Bit Confirmation Flag)

The SQMON flag indicates the expected value of the sequence toggle bit for the next transaction of the relevant pipe.

The USB allows the SQMON flag to toggle upon normal completion of the transaction. However, the SQMON flag is not allowed to toggle when a data PID mismatch occurs during the transfer in the receiving direction.

SQSET Bit (Sequence Toggle Bit Set)

The SQSET bit should be set to 1 to set DATA1 as the expected value of the sequence toggle bit for the next transaction of the relevant pipe.

Setting the SQSET bit through software allows the USB to set DATA1 as the expected value of the sequence toggle bit of the relevant pipe. The USB sets the SQSET bit to 0.

SQCLR Bit (Sequence Toggle Bit Clear)

The SQCLR bit should be set to 1 to clear the expected value (to set DATA0 as the expected value) of the sequence toggle bit for the next transaction of the relevant pipe.

Setting the SQCLR bit to 1 through software allows the USB to set DATA0 as the expected value of the sequence toggle bit of the relevant pipe. The USB sets the SQCLR bit to 0.

ACLRM Bit (Auto Buffer Clear Mode)

Enables or disables auto buffer clear mode for the relevant pipe.

To delete the information in the FIFO buffer assigned to the relevant pipe completely, write 1 and then 0 to the ACLRM bit continuously.

Table 31.10 shows the information cleared by writing 1 and 0 to the ACLRM bit continuously and the cases in which clearing the information is necessary.

BSTS Flag (Buffer Status Flag)

Indicates the FIFO buffer status for the relevant pipe.

The meaning of the BSTS flag depends on the settings of the PIPECFG.DIR bit, PIPECFG.BFRE bit, and DnFIFOSEL.DCLRM bits as shown in Table 31.9.

Table 31.10 Information Cleared by USB by Setting the ACLRM Bit = 1

No.	Information Cleared by ACLRM Bit Manipulation	Cases in which Clearing Information is Necessary
1	All the information in the FIFO buffer assigned to the selected pipe	When the pipe is to be initialized
2	The interval count value when the selected pipe is for interrupt transfer and the host controller is selected	When the interval count value is to be reset
3	Internal flags concerning the PIPECFG.BFRE bit	When the PIPECFG.BFRE setting is modified
4	Internal flags concerning the transaction count	When the transaction count function is forcibly terminated

31.2.31 Pipe n Transaction Counter Enable Register (PIPE_nTRE) (n = 1 to 5)

Address(es): USB0.PIPE1TRE 000A 0090h, USB0.PIPE2TRE 000A 0094h, USB0.PIPE3TRE 000A 0098h, USB0.PIPE4TRE 000A 009Ch, USB0.PIPE5TRE 000A 00A0h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	TRENB	TRCLR	—	—	—	—	—	—	—	—
Value after reset:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	TRCLR	Transaction Counter Clear	0: Invalid 1: The current counter value is cleared.	R/W
b9	TRENB	Transaction Counter Enable	0: Transaction counter is disabled. 1: Transaction counter is enabled.	R/W
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note: Modify each bit in the PIPE_nTRE register while the PID[1:0] bits are 00b (NAK). Before modifying these bits after modifying the PIPE_nCTR.PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PIPE_nCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

TRCLR Bit (Transaction Counter Clear)

Clears the current value of the transaction counter corresponding to the relevant pipe and then sets the TRCLR bit to 0.

TRENB Bit (Transaction Counter Enable)

Enables or disables the transaction counter.

For the pipe in the receiving direction, setting the TRENB bit to 1 after setting the total number of the packets to be received in the PIPE_nTRN register through software allows the USB to control hardware as described below on having received the number of packets equal to the setting of the PIPE_nTRN register.

- While the PIPECFG.SHTNAK bit is 1, the USB modifies the PID[1:0] bits to 00b (NAK) for the corresponding pipe on having received the number of packets equal to the setting of the PIPE_nTRN register.
- While the PIPECFG.BFRE bit is 1, the USB asserts the BRDY interrupt on having received the number of packets equal to the setting of the PIPE_nTRN register and then reading the last received data.


For the pipe in the transmitting direction, set the TRENB bit to 0.

When the transaction counter is not used, set the TRENB bit to 0.

When the transaction counter is used, set the PIPE_nTRN register before setting the TRENB bit to 1. Set the TRENB bit to 1 before receiving the first packet to be counted by the transaction counter.

31.2.32 Pipe n Transaction Counter Register (PIPE_nTRN) (n = 1 to 5)

Address(es): USB0.PIPE1TRN 000A 0092h, USB0.PIPE2TRN 000A 0096h, USB0.PIPE3TRN 000A 009Ah, USB0.PIPE4TRN 000A 009Eh,
USB0.PIPE5TRN 000A 00A2h



The PIPE_nTRN register retains the setting by a USB bus reset.

- When written to:
This register specifies the total of packets (number of transactions) to be received in corresponding pipe.
- When read from:
This register indicates the specified number of transactions if the PIPE_nTRE.TRENB bit is 0.
This register indicates the number of currently counted transactions if the PIPE_nTRE.TRENB bit is 1.

The USB increments the value of the PIPE_nTRN register by one when all of the following conditions are satisfied on receiving the packet.

- The PIPE_nTRE.TRENB bit = 1
- (PIPE_nTRN set value \neq current counter value + 1) on receiving the packet.
- The payload of the received packet agrees with the setting of the PIPEMAXP.MXPS[8:0] bits.

The USB sets the value of the PIPE_nTRN register to 0000h when any of the following conditions are satisfied.

- (1) All of the following conditions are satisfied.
 - The PIPE_nTRE.TRENB bit = 1
 - (PIPE_nTRN set value = current counter value + 1) on receiving the packet.
 - The payload of the received packet agrees with the setting of the PIPEMAXP.MXPS[8:0] bits.
- (2) All of the following conditions are satisfied.
 - The PIPE_nTRE.TRENB bit = 1
 - The USB has received a short packet.
- (3) All of the following conditions are satisfied.
 - The PIPE_nTRE.TRENB bit = 1
 - The PIPE_nTRE.TRCLR bit has been set to 1 by software.


For the pipe in the transmitting direction, set the PIPE_nTRN register to 0000h.

When the transaction counter is not used, set the PIPE_nTRN register to 0000h.

Setting the number of transactions to be transferred to the PIPE_nTRN register is only enabled when the PIPE_nTRE.TRENB bit is 0. To modify the number of transactions to be transferred, set the TRCLR bit to 1 (to clear the current counter value) before setting the PIPE_nTRE.TRENB bit to 1.

31.2.33 Device Address n Configuration Register (DEVADDn) (n = 0 to 5)

Address(es): USB0.DEVADD0 000A 00D0h, USB0.DEVADD1 000A 00D2h, USB0.DEVADD2 000A 00D4h, USB0.DEVADD3 000A 00D6h,
USB0.DEVADD4 000A 00D8h, USB0.DEVADD5 000A 00DAh



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7, b6	USBSPD[1:0]	Transfer Speed of Communication Target Device	b7 b6 0 0: DEVADDn is not used 0 1: Low-speed 1 0: Full-speed 1 1: Setting prohibited	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The DEVADDn register specifies the transfer speed of the peripheral device which is the communication target for pipes 0 to 9.

When the host controller is selected, the bits in the DEVADDn register should be set before starting communication using each pipe.

The bits in the DEVADDn register should be modified while no valid pipes are using the settings of the bits. Valid pipes refer to the pipes satisfying both of the following conditions:

- The DEVADDn register is selected by the DEVSEL[3:0] bits.
- The PID[1:0] bits are set to 01b (BUF) for the selected pipe or the selected pipe is the DCP with the DCPCTR.SUREQ bit set to 1.

USBSPD[1:0] Bits (Transfer Speed of Communication Target Device)

The USBSPD[1:0] bits specify the USB transfer speed of the communication target peripheral device.

Set these bits to 10b when a full-speed device is connected via the HUB.

When the host controller is selected, the USB refers to the setting of the USBSPD[1:0] bits to generate packets.

When the function controller is selected, set these bits to 00b.

31.2.34 PHY Cross Point Adjustment Register (PHYSLEW)

Address(es): USB0.PHYSLEW 000A 00F0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	SLEWF 01	SLEWF 00	SLEWR 01	SLEWR 00
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	SLEWR00	Driver Cross Point Adjustment 00	Set this bit to 1.	R/W
b1	SLEWR01	Driver Cross Point Adjustment 01	Set this bit to 0.	R/W
b2	SLEWF00	Driver Cross Point Adjustment 00	Set this bit to 1.	R/W
b3	SLEWF01	Driver Cross Point Adjustment 01	Set this bit to 0.	R/W
b31 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The PHYSLEW register adjusts the cross point of the driver.
 Set the value (00000005h) to the register before starting the USB operation.

31.3 Operation

31.3.1 System Control

This section describes the register settings that are necessary for initialization of this module and power consumption control.

31.3.1.1 Setting Data to the USB Related Register

Setting the SYSCFG.USBE bit to 1 after starting the clock supply to the USB (SYSCFG.SCKE bit = 1) enables and starts USB operation.

31.3.1.2 Controller Function Selection

For the USB, the host or function controller can be selected using the SYSCFG.DCFM bit. Note that the DCFM bit should be modified in the initial settings immediately after a reset is released or when pull-up resistor of the D+line and pull-down resistors of the D+ and D– lines are disabled (the SYSCFG.DPRPU bit = 0 and DRPD bit = 0).

31.3.1.3 Controlling USB Data Bus Resistors

The USB has pull-up and pull-down resistors for the D+ and D– lines. Pull up or pull down these lines by setting the SYSCFG.DPRPU and DRPD bits.

When the function controller is selected, confirm that connection to the USB host is made, then set the DPRPU bit to 1 and pull up the D+ line (during full-speed).

When the DPRPU bit is set to 0 during communication with the PC, the USB module disables the pull-up resistor of the USB data line, thus notifying the USB host of disconnection.

When the host controller is selected, set the DRPD bit and pull down the D+ and D– lines.

Table 31.11 USB Data Bus Resistor Control

SYSCFG register		D–	D+	Function
DRPD bit	DPRPU bit			
0	0	Open	Open	Not in use
0	1	Open	Pull-up	When operating as the function controller (in full-speed)
1	0	Pull-down	Pull-down	When operating as the host controller
1	1	—	—	Setting prohibited

31.3.1.4 Example of USB External Connection Circuit

Figure 31.2 shows an example of OTG connection of the USB connector in the self-powered state.

The USB controls the signals for enabling a pull-up resistor for the D+ signal and pull-down resistors for the D+ and D- signals. These signals can be pulled up or down using the SYSCFG.DPRPU and DRPD bits.

When the function controller is selected and the DPRPU bit is set to 0 during communication with the host controller, the pull-up resistor of the USB data line is disabled, making it possible to notify the USB host of the device disconnection.




Figure 31.2 Sample OTG Connection of USB Connector in Self-Powered State

Figure 31.3 shows an example of functional connection of the USB connector in the self-powered state.




Figure 31.3 Functional Connection of USB Connector in Self-Powered State

Figure 31.4 shows an example of host connection of the USB connector.




Figure 31.4 Sample Host Connection of USB Connector

Figure 31.5 shows an example of functional connection of the USB connector in bus powered state.




Figure 31.5 Functional Connection Sample of USB Connector in Bus Powered State

The examples of external circuits given in this section are simplified circuits, and their operation in every system is not guaranteed.

31.3.2 Interrupt Sources

Table 31.12 lists the interrupt sources in the USB.

When an interrupt generation condition is satisfied and the interrupt output is enabled using the corresponding interrupt enable register, a USB interrupt request is issued the Interrupt Controller (ICU) and an USB interrupt will be generated.

Table 31.12 Interrupt Sources

Bit to be Set	Name	Interrupt Source	Function That Generates the Interrupt	Status Flag
VBINT	VBUS interrupt	<ul style="list-style-type: none"> When a change in the state of the USB0_VBUS input pin has been detected (low to high or high to low) 	Host/function ¹	INTSTS0.VBSTS
RESM	Resume interrupt	<ul style="list-style-type: none"> When a change in the state of the USB bus has been detected in the suspended state (J-state to K-state or J-state to SE0) 	Function	—
SOFR	Frame number update interrupt	<ul style="list-style-type: none"> [Host controller is selected] When an SOF packet with a different frame number has been transmitted [Function controller is selected] When an SOF packet with a different frame number has been received 	Host/function	—
DVST	Device state transition interrupt	<ul style="list-style-type: none"> When a device state transition has been detected (any of the following conditions) <ul style="list-style-type: none"> A USB bus reset detected Suspended state detected SET_ADDRESS request received SET_CONFIGURATION request received 	Function	INTSTS0.DVSQ[2:0]
CTRT	Control transfer stage transition interrupt	<ul style="list-style-type: none"> When a stage transition has been detected in control transfer (any of the following conditions) <ul style="list-style-type: none"> Setup stage completed Control write transfer status stage transition Control read transfer status stage transition Control transfer completed A control transfer sequence error occurred 	Function	INTSTS0.CTSQ[2:0]
BEMP	Buffer empty interrupt	<ul style="list-style-type: none"> When transmission of all data in the buffer memory has been completed and the buffer has become empty When a packet larger than the maximum packet size has been received 	Host/function	BEMPSTS.PIPEnBEMP
NRDY	Buffer not ready interrupt	<ul style="list-style-type: none"> [Host controller is selected] When STALL has been received from the peripheral device for the issued token When a response has not been received correctly from the peripheral device for the issued token (no response was returned three consecutive times or a packet reception error occurred three consecutive times) When an overrun/underrun occurred during isochronous transfer [Function controller is selected] When NAK has been returned for an IN or OUT token while the PID[1:0] bits are 01b (BUF) When a CRC error or a bit stuffing error occurred during data reception in isochronous transfer When an overrun/underrun occurred during data reception in isochronous transfer 	Host/function	NRDYSTS.PIPEnNRDY
BRDY	Buffer ready interrupt	<ul style="list-style-type: none"> When the buffer has become ready (reading or writing is enabled) 	Host/function	BRDYSTS.PIPEnBRDY
OVRRCR	Overcurrent input change interrupt	<ul style="list-style-type: none"> When a change in the state of the USB0_OVRCURA or USB0_OVRCURB input pin has been detected (low to high or high to low) 	Host	INTSTS1.OVRRCR
BCHG	Bus change interrupt	<ul style="list-style-type: none"> When a change of USB bus state has been detected 	Host/function	SYSTS0.LNST[1:0]
DTCH	Disconnection detection during full-speed operation	<ul style="list-style-type: none"> When disconnection of a peripheral device has been detected in full-speed operation 	Host	DVSTCTR0.RHST[2:0]
ATTCH	Device connection detection	<ul style="list-style-type: none"> When J-state or K-state is detected on the USB port for 2.5 μs. Used for checking whether a peripheral device is connected. 	Host	—
EOFERR	EOF error detection	<ul style="list-style-type: none"> When an EOF error of a peripheral device has been detected 	Host	—
SACK	Normal setup operation	<ul style="list-style-type: none"> When the normal response (ACK) for the setup transaction has been received 	Host	—
SIGN	Setup error	<ul style="list-style-type: none"> When a setup transaction error (no response or ACK packet corruption) was detected three consecutive times 	Host	—

Note 1. Though this interrupt can be generated while the host function is selected, it is not usually used with the host function.

Figure 31.6 shows the circuits related to the interrupts in the USB.




Figure 31.6 Circuits Related to Interrupts in USB

Table 31.13 shows the interrupts generated in the USB0.

Table 31.13 USB Interrupts

Interrupt Name	Interrupt Status Flag	DTC Activation	DMAC Activation
D0FIFO	DMA/DTC transfer request 0	Possible	Possible
D1FIFO	DMA/DTC transfer request 1	Possible	Possible
USBI	VBUS interrupt, resume interrupt, frame number update interrupt, device state transition interrupt, control transfer stage transition interrupt, buffer empty interrupt, buffer not ready interrupt, buffer ready interrupt, overcurrent input change interrupt, bus change interrupt, disconnection detection during full-speed operation, device connection detection, EOF error detection, normal setup operation, and setup error	Not possible	Not possible
USBR	VBUS interrupt, resume interrupt, overcurrent input change interrupt, and bus change interrupt	Not possible	Not possible

31.3.3 Interrupt Descriptions

31.3.3.1 BRDY Interrupt

The BRDY interrupt is generated when either of the host controller or function controller is selected. The following shows the conditions under which the USB sets 1 to a corresponding bit in the BRDYSTS register. Under this condition, the USB generates a BRDY interrupt if software has set 1 to the BRDYENB.PIPE_nBRDYE bit that corresponds to the pipe and 1 to the INTENB0.BRDYE bit.

The conditions for generating and clearing the BRDY interrupt depend on the settings of the SOFCFG.BRDYM bit and PIPECFG.BFRE bit for each pipe as described below.

(1) When the SOFCFG.BRDYM Bit = 0 and the PIPECFG.BFRE Bit = 0

With these settings, the BRDY interrupt indicates that the FIFO port is accessible.

On any of the following conditions, the USB generates an internal BRDY interrupt request trigger and sets 1 to the BRDYSTS.PIPE_nBRDY flag corresponding to the pertinent pipe.

(a) For the pipe in the transmitting direction:

- When the DIR bit is changed from 0 to 1 by software.
- When packet transmission is completed using the pertinent pipe while write-access from the CPU to the FIFO buffer for the pertinent pipe is disabled (when the BSTS flag is read as 0).
- When one FIFO buffer is empty on completion of writing data to the other FIFO buffer in double buffer mode.
- No request trigger is generated until completion of writing data to the currently-written FIFO buffer even if transmission to the other FIFO buffer is completed.
- When the hardware flushes the buffer of the pipe for isochronous transfers.
- When 1 is written to the PIPE_nCTR.ACLRM bit, which causes the FIFO buffer to make transition from the write-disabled to write-enabled state.

No request trigger is generated for the DCP (that is, during data transmission for control transfers).

(b) For the pipe in the receiving direction:

- When packet reception is completed successfully thus enabling the FIFO buffer to be read while read-access from the CPU to the FIFO buffer for the pertinent pipe is disabled (when the BSTS flag is read as 0).
No request trigger is generated for the transaction in which data PID mismatch has occurred.
- When one FIFO buffer is read-enabled on completion of reading data from the other FIFO buffer in double buffer mode.
No request trigger is generated until completion of reading data from the currently-read FIFO buffer even if reception by the other FIFO buffer is completed.

When the function controller is selected, the BRDY interrupt is not generated in the status stage of control transfers. The BRDY interrupt status of the pertinent pipe can be set to 0 by writing 0 to the corresponding PIPEnBRDY flag through software. In this case, 1s should be written to the PIPEnBRDY flags for the other pipes. Clear the BRDY status before accessing the FIFO buffer.

(2) When the SOFCFG.BRDYM Bit = 0 and the PIPECFG.BFRE Bit = 1

With these settings, the USB generates a BRDY interrupt on completion of reading all data for a single transfer using the pipe in the receiving direction, and sets 1 to the bit in the BRDYSTS register corresponding to the pertinent pipe. On any of the following conditions, the USB determines that the last data for a single transfer has been received.

- When a short packet including a zero-length packet is received.
- When the pipe n transaction counter register (PIPEnTRN) is used and the number of packets specified by the PIPEnTRN register are completely received.

When the pertinent data is completely read after any of the above conditions has been satisfied, the USB determines that all data for a single transfer has been completely read.

When a zero-length packet is received while the FIFO buffer is empty, the USB module determines that all data for a single transfer has been completely read when the FRDY flag in the FIFO port control register is 1 and the DTLN[8:0] flags are 0. In this case, to start the next transfer, write 1 to the BCLR bit in the corresponding port control register through software.

With these settings, the USB does not detect a BRDY interrupt for the pipe in the transmitting direction.

The BRDY interrupt status of the pertinent pipe can be set to 0 by writing 0 to the corresponding BRDYSTS.PIPEnBRDY flag through software. In this case, 1s should be written to the PIPEnBRDY flags for the other pipes.

In this mode, the PIPECFG.BFRE bit setting should not be modified until all data for a single transfer has been processed. When it is necessary to modify the PIPECFG.BFRE bit before completion of processing, all FIFO buffers for the pertinent pipe should be cleared using the PIPEnCTR.ACLRM bit.

(3) When the SOFCFG.BRDYM Bit = 1 and the PIPECFG.BFRE Bit = 0

With these settings, the BRDYSTS.PIPEnBRDY values are linked to the BSTS flag setting for each pipe. In other words, the BRDY interrupt status flags (PIPEnBRDY) are set to 1 or 0 by the USB depending on the FIFO buffer status.

(a) For the pipe in the transmitting direction:

The BRDY interrupt status bits are set to 1 when the FIFO buffer is ready for write access, and are set to 0 when it is not ready.

However, the BRDY interrupt is not generated even if the DCP in the transmitting direction is ready for write access.

(b) For the pipe in the receiving direction:

The BRDY interrupt status bits are set to 1 when the FIFO buffer is ready for read access, and are set to 0 when all data have been read (not ready for read access).

When a zero-length packet is received while the FIFO buffer is empty, the pertinent bit is set to 1 and the BRDY interrupt is continuously generated until BCLR = 1 is written through software.

With this setting, the PIPEnBRDY flag cannot be set to 0 through software.

When the SOFCFG.BRDYM bit is set to 1, all PIPECFG.BFRE bits (for all pipes) should be set to 0.

Figure 31.7 shows the timing of BRDY interrupt generation.




Figure 31.7 Timing of BRDY Interrupt Generation

The condition that USB clears the INTSTS0.BRDY flag depends on the SOFCFG.BRDYM bit setting. Table 31.14 shows the condition for clearing the BRDY flag.

Table 31.14 Condition for Clearing BRDY Flag

BRDYM Bit	Condition for Clearing BRDY Flag
0	The USB sets the BRDY flag to 0 when all bits in the BRDYSTS register have been set to 0 by software.
1	The USB sets the BRDY flag to 0 when the BSTS flags for all pipes have become 0.

31.3.3.2 NRDY Interrupt

On generating an internal NRDY interrupt request for the pipe whose PID[1:0] bits are set to 01b (BUF) by software, the USB sets the corresponding NRDYSTS.PIPE_nNRDY flag to 1. If the corresponding bit in the NRDYENB register has been set to 1 by software, the USB sets the INTSTS0.NRDY flag to 1 and generates a USB interrupt.

The following describes the conditions on which the USB generates the internal NRDY interrupt request for a given pipe.

Note that the internal NRDY interrupt request is not generated during setup transaction execution when the host controller is selected. During setup transactions when the host controller is selected, the SACK or SIGN interrupt is detected.

The internal NRDY interrupt request is not generated during status stage execution of the control transfer when the function controller is selected.

(1) When Host Controller is Selected

(a) For the pipe in the transmitting direction:

On any of the following conditions, the USB detects an NRDY interrupt.

- For the pipe for isochronous transfers, when the time to issue an OUT token comes while there is no data to be transmitted in the FIFO buffer.

In this case, the USB transmits a zero-length packet following the OUT token and sets the bit corresponding to the NRDYSTS.PIPE_nNRDY flag and the FRMNUM.OVRN flag to 1.

- During communications other than setup transactions using the pipe for the transfers other than isochronous transfers, when any combination of the following two cases occur three consecutive times: 1) no response is returned from the peripheral device (when timeout is detected before detection of the handshake packet from the peripheral device) and 2) an error is detected in the packet from the peripheral device.

In this case, the USB sets the bit corresponding to the PIPE_nNRDY flag to 1 and modifies the setting of the PID[1:0] bits of the corresponding pipe to 00b (NAK).

- During communications other than setup transactions, when the STALL handshake is received from the peripheral device.

In this case, the USB sets the bit corresponding to the PIPE_nNRDY flag to 1 and modifies the setting of the PID[1:0] bits of the corresponding pipe to 11b (STALL).

(b) For the pipe in the receiving direction:

- For the pipe for isochronous transfers, when the time to issue an IN token comes while there is no space available in the FIFO buffer.

In this case, the USB discards the received data for the IN token and sets the PIPE_nNRDY flag corresponding to the pipe and the OVRN flag to 1.

When a packet error is detected in the received data for the IN token, the USB also sets the FRMNUM.CRCE flag to 1.

- For the pipe for the transfers other than isochronous transfers, when any combination of the following two cases occur three consecutive times: 1) no response is returned from the peripheral device for the IN token issued by the USB (when timeout is detected before detection of the DATA packet from the peripheral device) and 2) an error is detected in the packet from the peripheral device.

In this case, the USB sets the PIPE_nNRDY flag corresponding to the pipe to 1 and modifies the setting of the PID[1:0] bits of the corresponding pipe to 00b (NAK).

- For the pipe for isochronous transfers, when no response is returned from the peripheral device for the IN token (when timeout is detected before detection of the DATA packet from the peripheral device) or an error is detected in the packet from the peripheral device.

In this case, the USB sets the PIPE_nNRDY flag corresponding to the pipe to 1. (The setting of the PID[1:0] bits of the pipe is not modified.)

- For the pipe for isochronous transfers, when a CRC error or a bit stuffing error is detected in the received data packet.

In this case, the USB sets the PIPEnNRDY flag corresponding to the pipe and the CRCE flag to 1.

- When the STALL handshake is received.

In this case, the USB sets the PIPEnNRDY flag corresponding to the pipe to 1 and modifies the setting of the PID[1:0] bits of the corresponding pipe to 11b (STALL).

(2) When Function Controller is Selected

(a) For the pipe in the transmitting direction:

- When an IN token is received while there is no data to be transmitted in the FIFO buffer.

In this case, the USB generates a NRDY interrupt request at the reception of the IN token and sets the NRDYSTS.PIPEnNRDY flag to 1.

For the pipe for the isochronous transfers in which an interrupt is generated, the USB transmits a zero-length packet and sets the FRMNUM.OVRN flag to 1.

(b) For the pipe in the receiving direction:

- When an OUT token is received while there is no space available in the FIFO buffer.

For the pipe for the isochronous transfers in which an interrupt is generated, the USB generates a NRDY interrupt request at the reception of the OUT token and sets the PIPEnNRDY flag to 1 and OVRN flag to 1.

For the pipe for the transfers other than isochronous transfers in which an interrupt is generated, the USB generates a NRDY interrupt request when a NAK handshake is transferred after the data following the OUT token is received, and sets the PIPEnNRDY flag to 1.

However, during re-transmission (due to data PID mismatch), the NRDY interrupt request is not generated. In addition, if an error occurs in the DATA packet, the NRDY interrupt request is not generated.

- For the pipe for isochronous transfers, when a token is not received successfully within an interval frame.

In this case, the USB generates a NRDY interrupt request when SOF is received, and sets the PIPEnNRDY flag to 1.

Figure 31.8 shows the timing of NRDY interrupt generation when the function controller is selected.




Figure 31.8 Timing of NRDY Interrupt Generation (When Function Controller is Selected)

31.3.3.3 BEMP Interrupt

On detecting a BEMP interrupt for the pipe whose PID[1:0] bits are set to 01b (BUF) by software, the USB sets the corresponding BEMPSTS.PIPEnBEMP flag to 1. If the corresponding bit in the BEMPENB register has been set to 1 by software, the USB sets the INTSTS0.BEMP flag to 1 and generates a USB interrupt.

The following describes the conditions on which the USB generates an internal BEMP interrupt request.

(1) For the pipe in the transmitting direction:

When the FIFO buffer of the corresponding pipe is empty on completion of transmission (including zero-length packet transmission).

In single buffer mode, an internal BEMP interrupt request is generated simultaneously with the BRDY interrupt for the pipe other than DCP. However, the internal BEMP interrupt request is not generated on any of the following conditions.

- When the CPU or DMAC/DTC has already started writing data to the FIFO buffer of the CPU on completion of transmitting data from one FIFO buffer in double buffer mode.
- When the buffer is cleared (emptied) by setting the PIPEnCTR.ACLRM or the BCLR bit in the port control register to 1.
- When IN transfer (zero-length packet transmission) is performed during the control transfer status stage while the function controller is selected.

(2) For the pipe in the receiving direction:

When the successfully-received data packet size exceeds the specified maximum packet size.

In this case, the USB generates a BEMP interrupt request, sets the corresponding BEMPSTS.PIPEnBEMP flag to 1, discards the received data, and modifies the setting of the PID[1:0] bits of the corresponding pipe to 11b (STALL). Here, the USB returns no response when used as the host controller, and returns STALL response when used as the function controller.

However, the internal BEMP interrupt request is not generated on any of the following conditions.

- When a CRC error or a bit stuffing error is detected in the received data.
- When a setup transaction is being performed,
 Writing 0 to the BEMPSTS.PIPEnBEMP flag clears the status.
 Writing 1 to the BEMPSTS.PIPEnBEMP flag has no effect.

Figure 31.9 shows the timing of BEMP interrupt generation when the function controller is selected.




Figure 31.9 Timing of BEMP Interrupt Generation (When Function Controller is Selected)

31.3.3.4 Device State Transition Interrupt

Figure 31.10 is a diagram of device state transitions in the USB. The USB controls device state and generates device state transition interrupts. However, recovery from the suspended state (resume signal detection) is detected by means of the resume interrupt. The device state to which a transition was made can be confirmed using the INTSTS0.DVSQ[2:0] flags.

When a transition is made to the default state, a device state transition interrupt is generated after a USB bus reset is detected.

Device state can be controlled only when the function controller is selected. The device state transition interrupts can also be generated only when the function controller is selected.




Figure 31.10 Device State Transitions

31.3.3.5 Control Transfer Stage Transition Interrupt

Figure 31.11 is a diagram of control transfer stage transitions in the USB. The USB controls the control transfer sequence and generates control transfer stage transition interrupts. The control transfer stage transition interrupts can be enabled or disabled individually using INTENB0. The transfer stage to which a transition was made can be confirmed using the INTSTS0.CTSQ[2:0] flags.

Control transfer stage transition interrupts are generated only when the function controller is selected.

The control transfer sequence errors are listed below. If an error occurs, the DCPCTR.PID[1:0] bits are set to 1xb (STALL response).

During control read transfer:

- An OUT token is received while no data has been transferred for the IN token at the data stage.
- An IN token is received at the status stage.
- A data packet with PID = DATA0 is received at the status stage.

During control write transfer:

- An IN token is received while no ACK response has been returned for the OUT token at the data stage.
- A data packet with PID = DATA0 is received for the first data packet at the data stage.
- An OUT token is received at the status stage

During no-data control transfers:

- An OUT token is received at the status stage.

At the control write transfer data stage, if the number of receive data exceeds the wLength value of the USB request, it cannot be recognized as a control transfer sequence error. At the control read transfer status stage, packets other than zero-length packets are received by an ACK response and the transfer ends normally.

When a CTRT interrupt occurs in response to a sequence error (INTSTS0.CTRT = 1), CTSQ[2:0] = 110b value is retained until the CTRT flag = 0 is written from the system (the interrupt status is cleared). Therefore, while CTSQ[2:0] = 110b is being held, the CTRT interrupt that ends the setup stage will not be generated even if a new USB request is received. (The USB retains the setup stage end, and after the interrupt status has been cleared by software, a setup stage end interrupt is generated.)




Figure 31.11 Control Transfer Stage Transitions

31.3.3.6 Frame Update Interrupt

With the host controller selected, an interrupt is generated at the timing when the frame number is updated. With the function controller selected, an SOFR interrupt is generated when the frame number is updated.

When the function controller is selected, the USB updates the frame number and generates an SOFR interrupt if it detects a new SOF packet during full-speed operation.

31.3.3.7 VBUS Interrupt

When the USB0_VBUS pin level changes, a VBUS interrupt is generated. The level of the USB0_VBUS pin can be checked with the INTSTS0.VBSTS flag. Whether the host controller is connected or disconnected can be confirmed using the VBUS interrupt. However, if the system is activated with the host controller connected, the first VBUS interrupt is not generated because there is no change in the USB0_VBUS pin level.

31.3.3.8 Resume Interrupt

When the function controller is selected, a resume interrupt is generated when the device state is the suspended state and the USB bus state has changed (from J-state to K-state, or from J-state to SE0). Recovery from the suspended state is detected by means of the resume interrupt.

When the host controller is selected, no resume interrupt is generated. Use the BCHG interrupt to detect a change in the USB bus state.

31.3.3.9 OVRCCR Interrupt

An OVRCCR interrupt is generated when the USB0_OVRCURA or USB0_OVRCURB pin level has changed. The levels of the USB0_OVRCURA and USB0_OVRCURB pins can be checked with the SYSSTS0.OVCMON[1:0] bits. The external power supply IC can check whether overcurrent has been detected using the OVRCCR interrupt.

For OTG connection, whether a change has been detected in the VBUS comparator can be checked using the OVRCCR interrupt.

31.3.3.10 BCHG Interrupt

A BCHG interrupt is generated when the USB bus state has changed. The BCHG interrupt can be used to detect whether the peripheral device is connected and can also be used to detect a remote wakeup when the host controller is selected. The BCHG interrupt is generated regardless of whether the host controller or function controller is selected.

31.3.3.11 DTCH Interrupt

A DTCH interrupt is generated when disconnection of the USB bus is detected while the host controller is selected. The USB detects bus disconnection based on USB Specification 2.0.

After detecting a DTCH interrupt, the USB controls hardware as described below (irrespective of the value set in the corresponding interrupt enable bit). All pipes in which communications are currently carried out for the pertinent port should be terminated by software and make a transition to the wait state for bus connection to the pertinent port (wait state for ATTCH interrupt generation).

- Modifies the DVSTCTR0.UACT bit for the port in which a DTCH interrupt has been detected to 0.
- Puts the port in which a DTCH interrupt has been generated into the idle state.

31.3.3.12 SACK Interrupt

A SACK interrupt is generated when an ACK response for the transmitted setup packet has been received from the peripheral device with the host controller selected. The SACK interrupt can be used to confirm that the setup transaction has been completed successfully.

31.3.3.13 SIGN Interrupt

A SIGN interrupt is generated when an ACK response for the transmitted setup packet has not been correctly received from the peripheral device three consecutive times with the host controller selected. The SIGN interrupt can be used to detect no ACK response transmitted from the peripheral device or corruption of an ACK packet.

31.3.3.14 ATTCH Interrupt

An ATTCH interrupt is generated when J-state or K-state of the full-speed signal level is detected on the USB port for 2.5 μ s with the host controller selected. To be more specific, an ATTCH interrupt is detected on any of the following conditions.

- When K-state, SE0, or SE1 changes to J-state, and J-state continues 2.5 μ s.
- When J-state, SE0, or SE1 changes to K-state, and K-state continues 2.5 μ s.

31.3.3.15 EOFERR Interrupt

An EOFERR interrupt is generated when it is detected that communication is not completed at the EOF2 timing prescribed in USB Specification 2.0.

After detecting an EOFERR interrupt, the USB controls hardware as described below (irrespective of the value set in the corresponding interrupt enable bit). All pipes in which communications are currently carried out for the pertinent port should be terminated by software and perform re-enumeration of the pertinent port.

- Modifies the DVSTCTR0.UACT bit for the port in which an EOFERR interrupt has been detected to 0.
- Puts the port in which an EOFERR interrupt has been generated into the idle state.

31.3.4 Pipe Control

Table 31.15 lists the pipe settings for the USB. With USB data transfer, data transfer is carried out using the pipe that the software has associated with the endpoint. The USB has ten pipes that are used for data transfer.

Appropriate settings should be made for each of the pipes according to the specifications of the system.

Table 31.15 Pipe Settings

Register Name	Bit Name	Setting	Remarks
DCPCFG PIPECFG	TYPE[1:0]	Specifies the transfer type	Pipes 1 to 9: Can be set
	BFRE	Selects the BRDY interrupt mode	Pipes 1 to 5: Can be set
	DBLB	Selects double buffer mode	Pipes 1 to 5: Can be set
	DIR	Selects transfer direction	IN or OUT can be set
	EPNUM[3:0]	Endpoint number	Pipes 1 to 9: Can be set A value other than 0000b should be set when the pipe is used.
	SHTNAK	Selects disabled state for pipe when transfer ends	Pipes 1 and 2: Can be set (only when bulk transfer has been selected) Pipes 3 to 5: Can be set
DCPMAXP PIPEMAXP	DEVSEL[3:0]	Selects a device	Referenced only when the host controller is selected.
	MXPS[8:0]	Maximum packet size	Compliant with USB Specification 2.0.
PIPEPERI	IFIS	Buffer flush	Pipes 1 and 2: Can be set (only when isochronous transfer has been selected) Pipes 3 to 9: Cannot be set
			IITV[2:0]
DCPCTR PIPECTR	BSTS	Buffer status	For the DCP, receive buffer status and transmit buffer status are switched with the ISEL bit.
	INBUFM	IN buffer monitor	Available only for pipes 1 to 5.
	SUREQ	SETUP request	Can be set only for the DCP. Can be controlled only when the host controller has been selected.
	SUREQCLR	SUREQ clear	Can be set only for the DCP. Can be controlled only when the host controller has been selected.
	ATREPM	Auto response mode	Pipes 1 to 5: Can be set Can be set only when the function controller has been selected.
	ACLRM	Auto buffer clear	Pipes 1 to 9: Can be set
	SQCLR	Sequence clear	Clears the data toggle bit.
	SQSET	Sequence set	Sets the data toggle bit.
	SQMON	Sequence monitor	Monitors the data toggle bit.
	PBUSY	Pipe busy status	
	PID[1:0]	Response PID	Refer to section 31.3.4.6, Response PID.
PIPEnTRE	TRENB	Transaction counter enable	Pipes 1 to 5: Can be set
	TRCLR	Current transaction counter clear	Pipes 1 to 5: Can be set
PIPEnTRN	—	Transaction counter	Pipes 1 to 5: Can be set

31.3.4.1 Pipe Control Register Switching Procedures

The following bits in the pipe control registers can be modified only when USB communication is prohibited (PID[1:0] = 00b (NAK)).

The following shows the registers and bits that should not be modified when USB communication is enabled (PID[1:0] = 01b (BUF)).

- Bits in the DCPCFG and DCPMAXP registers
- The SQCLR and SQSET bits in the DCPCTR register
- Bits in registers PIPECFG, PIPEMAXP, and PIPEPERI
- The ATREPM, ACLRM, SQCLR, and SQSET bits in the PIPEnCTR register
- Bits in the PIPEnTRE and PIPEnTRN registers

In order to modify the above bits in the USB communication enabled (PID[1:0] = 01b (BUF)) state, follow the procedure shown below:

1. A request to modify bits in the pipe control register occurs.
2. Modify the PID[1:0] bits corresponding to the pipe to 00b (NAK).
3. Wait until the corresponding PBUSY flag is set to 0.
4. Modify the bits in the pipe control register.

The following bits in the pipe control registers can be modified only when the pertinent pipe information has not been set by the CURPIPE[3:0] bits in registers CFIFOSEL, D0FIFOSEL, and D1FIFOSEL.

Registers that should not be set when the CURPIPE[3:0] bits are set:

- Bits in the DCPCFG and DCPMAXP register
- Bits in registers PIPECFG, PIPEMAXP and PIPEPERI

In order to modify pipe information, the CURPIPE[3:0] bits in the port select registers should be set to a pipe other than the pipe to be modified. For the DCP, the buffer should be cleared using the BCLR bit in the port control register after the pipe information is modified.

31.3.4.2 Transfer Types

The PIPECFG.TYPE[1:0] bits are used to specify the transfer type for each pipe. The transfer types that can be set for the pipes are as follows.

- DCP: No setting is necessary (fixed at control transfer).
- Pipes 1 and 2: These should be set to bulk transfer or isochronous transfer.
- Pipes 3 to 5: These should be set to bulk transfer.
- Pipes 6 to 9: These should be set to interrupt transfer.

31.3.4.3 Endpoint Number

The PIPECFG.EPNUM[3:0] bits are used to set the endpoint number for each pipe. The DCP is fixed at endpoint 0. The other pipes can be set from endpoint 1 to endpoint 15.

- DCP: No setting is necessary (fixed at endpoint 0).
- Pipes 1 to 9: The endpoint numbers from 1 to 15 should be selected and set.
These should be set so that the combination of the PIPECFG.DIR bit and EPNUM[3:0] bits is unique.

31.3.4.4 Maximum Packet Size Setting

The DCPMAXP.MXPS[6:0] bits and the PIPEMAXP.MXPS[8:0] bits are used to specify the maximum packet size for each pipe. DCP and pipes 1 to 5 can be set to any of the maximum pipe sizes defined by USB Specification 2.0. For pipes 6 to 9, 64 bytes are the upper limit of the maximum packet size. The maximum packet size should be set before beginning the transfer (PID[1:0] = 01b (BUF)).

- DCP: Set 8, 16, 32, or 64.
- Pipes 1 to 5: Set 8, 16, 32, or 64 when using bulk transfer.
- Pipes 1 and 2: Set a value between 1 and 256 when using isochronous transfer.
- Pipes 6 to 9: Set a value between 1 and 64.

31.3.4.5 Transaction Counter (For Pipes 1 to 5 in Reading Direction)

When the specified number of transactions has been completed in the data packet receiving direction, the USB recognizes that the transfer has ended. Two transaction counters are provided: one is the PIPEnTRN register that specifies the number of transactions to be executed and the other is the current counter that internally counts the number of executed transactions. With the PIPECFG.SHTNAK bit set to 1, when the current counter value matches the specified number of transactions, the corresponding PIPEnCTR.PID[1:0] bits are set to 00b (NAK) and the subsequent transfer is disabled. The transactions can be counted again from the beginning by initializing the current counter of the transaction counter function through the PIPEnTRE.TRCLR bit. The information read from PIPEnTRN differs depending on the setting of the PIPEnTRE.TRENB bit.

- The TRENB bit = 0: The specified transaction counter value can be read.
- The TRENB bit = 1: The current counter value indicating the internally counted number of executed transactions can be read.

When operating the TRCLR bit, the following should be noted.

- If the transactions are being counted and PID[1:0] = 01b (BUF), the current counter cannot be cleared.
- If there is any data left in the buffer, the current counter cannot be cleared.

31.3.4.6 Response PID

The PID[1:0] bits in the DCPCTR and PIPEnCTR registers are used to set the response PID for each pipe. The following shows the USB operation with various response PID settings:

(1) Response PID settings when the host controller is selected:

The response PID is used to specify the execution of transactions.

- NAK setting: Using pipes is disabled. No transaction is executed.
- BUF setting: Transactions are executed based on the status of the buffer memory.
For OUT direction: If there are transmit data in the buffer memory, an OUT token is issued.
For IN direction: If there is an area to receive data in the buffer memory, an IN token is issued.
- STALL setting: Using pipes is disabled. No transaction is executed.

Note: Setup transactions for the DCP are set with the DCPCTR.SUREQ bit.

(2) Response PID settings when the function controller is selected:

The response PID is used to specify the response to transactions from the host.

- NAK setting: The NAK response is returned in response to the generated transaction.
- BUF setting: Responses are made to transactions according to the status of the buffer memory.
- STALL setting: The STALL response is returned in response to the generated transaction.

Note: For setup transactions, an ACK response is returned regardless of the PID[1:0] bits setting, and the USB request is stored in the register.

The USB may write to the PID[1:0] bits, depending on the results of the transaction as described below.

(3) When the host controller has been selected and the response PID is set by hardware:

- NAK setting: In the following cases, PID[1:0] = 00b (NAK) is set and issuing of tokens is automatically stopped:
When a transfer other than isochronous transfer has been performed and an NRDY interrupt is generated.
(For details, refer to section 31.3.3.2, NRDY Interrupt.)
- If a short packet is received when the PIPECFG.SHTNAK bit has been set to 1 for bulk transfer.
- If the transaction counting ends when the SHTNAK bit has been set to 1 for bulk transfer.
- BUF setting: There is no BUF writing by the USB.
- STALL setting: In the following cases, PID[1:0] = 1xb (STALL) is set and issuing of tokens is automatically stopped:
When STALL is received in response to the transmitted token.
When the size of the receive data packet exceeds the maximum packet size.

(4) When the function controller has been selected and the response PID is set by hardware:

- NAK setting: In the following cases, PID[1:0] = 00b (NAK) is set and NAK is returned in response to transactions:
When the SETUP token is received normally (DCP only).
If the transaction counting ends or a short packet is received when the PIPECFG.SHTNAK bit has been set to 1 for bulk transfer.
- BUF setting: There is no BUF writing by the USB.
- STALL setting: In the following cases, PID[1:0] = 1xb (STALL) is set and STALL is returned in response to transactions:
When a maximum packet size exceeded error is detected in the received data packet.
When a control transfer sequence error has been detected (DCP only).

31.3.4.7 Data PID Sequence Bit

The USB automatically toggles the sequence bit in the data PID when data is transferred successfully in the control transfer data stage, bulk transfer, and interrupt transfer. The sequence bit of the next data PID to be transmitted can be confirmed with the SQMON flag in the DCPCTR and PIPEnCTR registers. When data is transmitted, the sequence bit switches at the timing of ACK handshake reception. When data is received, the sequence bit switches at the timing of ACK handshake transmission. The DCPCTR.SQCLR bit and the PIPEnCTR.SQSET bit can be used to change the data PID sequence bit.

When the function controller has been selected and control transfer is used, the USB automatically sets the sequence bit when a stage transition is made. DATA1 is returned when the setup stage is ended. The sequence bit is not referenced and PID = DATA1 is returned in a status stage. Therefore, software settings are not required. However, when the host controller has been selected and control transfer is used, the sequence bit should be set by software at a stage transition. For the ClearFeature request transmission or reception, the data PID sequence bit should be set by software regardless of whether the host controller or function controller is selected.

31.3.4.8 Response PID = NAK Function

The USB has a function that disables pipe operation (response PID = NAK) at the timing at which the final data packet of a transaction is received (the USB automatically distinguishes this based on reception of a short packet or the transaction counter) by setting the PIPECFG.SHTNAK bit to 1.

When the double buffer mode is being used for the buffer memory, using this function enables reception of data packets in transfer units. If pipe operation has been disabled, software should set the pipe to the enabled state again (response PID = BUF).

The response PID = NAK function can be used only when bulk transfers are used.

31.3.4.9 Auto Response Mode

With the pipes for bulk transfer (pipe 1 to pipe 5), when the PIPEnCTR.ATREPM bit is set to 1, a transition is made to auto response mode. During an OUT transfer (the PIPECFG.DIR bit = 0), OUT-NAK mode is entered, and during an IN transfer (the DIR bit = 1), null auto response mode is entered.

31.3.4.10 OUT-NAK Mode

With the pipes for bulk OUT transfer, NAK is returned in response to an OUT token and an NRDY interrupt is output when the PIPEnCTR.ATREPM bit is set to 1. To make a transition from normal mode to OUT-NAK mode, OUT-NAK mode should be specified in the pipe operation disabled state (response PID = NAK) before enabling pipe operation (response PID = BUF). After pipe operation has been enabled, OUT-NAK mode becomes valid. However, if an OUT token is received immediately before pipe operation is disabled, the token data is normally received, and an ACK is returned to the host.

To make a transition from OUT-NAK mode to normal mode, OUT-NAK mode should be canceled in the pipe operation disabled state (response PID = NAK) before enabling pipe operation (response PID = BUF). In normal mode, reception of OUT data is enabled.

31.3.4.11 Null Auto Response Mode

With the pipes for bulk IN transfer, zero-length packets are continuously transmitted when the PIPEnCTR.ATREPM bit is set to 1.

To make a transition from normal mode to null auto response mode, null auto response mode should be set in the pipe operation disabled state (response PID = NAK) before enabling pipe operation (response PID = BUF). After pipe operation has been enabled, null auto response mode becomes valid. Before setting null auto response mode, the PIPEnCTR.INBUFM = 0 should be confirmed because the mode can be set only when the buffer is empty. If the INBUFM flag is 1, the buffer should be emptied with the PIPEnCTR.ACLRM bit. While a transition to null auto response mode is being made, data should not be written from the FIFO port.

To make a transition from null auto response mode to normal mode, pipe operation disabled state (response PID = NAK) should be retained for the period of zero-length packet transmission (about 10 μ s) before canceling null auto response mode. In normal mode, data can be written from the FIFO port; therefore, packet transmission to the host is enabled by enabling pipe operation (response PID = BUF).

31.3.5 FIFO Buffer Memory

31.3.5.1 FIFO Buffer Memory

The USB has FIFO buffer memory for data transfer. The memory area used for each pipe is managed by the USB. The FIFO buffer memory has two states depending on whether the access right is assigned to the system (CPU side) or the USB (SIE side).

(1) Buffer Status

Table 31.16 and Table 31.17 show the buffer status in the USB. The buffer memory status can be confirmed using the DCPCTR.BSTS flag and the PIPEnCTR.INBUFM flag. The transfer direction for the buffer memory can be specified using either the PIPECFG.DIR bit or the CFIFOSEL.ISEL bit (when DCP is selected).

The INBUFM flag is valid for pipe 0 to pipe 5 in the transmitting direction.

When a transmitting pipe uses the double buffer configuration, software can read the BSTS flag to monitor the buffer memory status on the CPU side and the INBUFM flag to monitor the buffer memory status on the SIE side. When the BEMP interrupt may not show the buffer empty status because the write access to the FIFO port by the CPU or DMAC/DTC is slow, software can use the INBUFM flag to confirm the end of transmission.

Table 31.16 Buffer Status Indicated by the BSTS Flag

ISEL or DIR	BSTS	Buffer Memory Status
0 (receiving direction)	0	There is no received data, or data is being received. Reading from the FIFO port is disabled.
0 (receiving direction)	1	There is received data, or a zero-length packet has been received. Reading from the FIFO port is allowed. Note that when a zero-length packet is received, reading is not possible and the buffer must be cleared.
1 (transmitting direction)	0	The transmission has not been completed. Writing to the FIFO port is disabled.
1 (transmitting direction)	1	The transmission has been completed. CPU write is allowed.

Table 31.17 Buffer Status Indicated by the INBUFM Flag

DIR	INBUFM	Buffer Memory Status
0 (receiving direction)	Invalid	Invalid
1 (transmitting direction)	0	The transmission has been completed. There is no waiting data to be transmitted.
1 (transmitting direction)	1	The FIFO port has written data to the buffer. There is data to be transmitted.

31.3.5.2 FIFO Buffer Clearing

Table 31.18 shows the clearing of the FIFO buffer memory by the USB. The buffer memory can be cleared using the BCLR, DnFIFOSEL.DCLRM, and PIPEnCTR.ACLRM bit in the port control register.

Either a single or double buffer configuration can be selected for pipes 1 to 5, using the PIPECFG.DBLB bit.

Table 31.18 List of Buffer Clearing Methods

FIFO Buffer Clearing Mode	Clearing Buffer Memory on CPU Side	Mode for Automatically Clearing Buffer Memory after Reading Specified Pipe Data	Auto Buffer Clear Mode for Discarding All Received Packets
Register used	CFIFOCTR DnFIFOCTR	DnFIFOSEL	PIPEnCTR
Bit used	BCLR	DCLRM	ACLRM
Clearing condition	Cleared by writing 1	1: Mode valid 0: Mode invalid	1: Mode valid 0: Mode invalid

(1) Auto Buffer Clear Mode Function

With the USB, all received data packets are discarded if the PIPEnCTR.ACLRM bit is set to 1. If a correct data packet has been received, the ACK response is returned to the host controller. The auto buffer clear mode function can be set only in the buffer memory reading direction.

If the ACLRM bit is set to 1 and then to 0, the buffer memory of the selected pipe can be cleared regardless of the access direction.

An access cycle of at least 100 ns is required for the internal hardware sequence processing time between ACLRM = 1 and ACLRM = 0.

31.3.5.3 FIFO Port Functions

Table 31.19 shows the settings for the FIFO port functions of the USB. In write access, writing data until the maximum packet size is reached automatically enables transmission of the data. To enable transmission before the maximum packet size is reached, the BVAL bit in the port control register should be set to end writing. To send a zero-length packet, the BCLR bit in the register should be used to clear the buffer and then the BVAL bit set in order to end writing.

In reading, reception of new packets is automatically enabled when all data has been read. Data cannot be read when a zero-length packet has been received (the DTLN[8:0] flags = 0), so the BCLR bit in the register should be used to clear the buffer. The length of the receive data can be confirmed using the DTLN[8:0] flags in the port control register.

Table 31.19 FIFO Port Function Settings

Register Name	Bit Name	Description
CFIFOSEL, DnFIFOSEL (n = 0, 1)	RCNT	Selects DTLN read mode.
	REW	Buffer memory rewind (re-read, rewrite).
	DCLRM	Automatically clears receive data for a specified pipe after the data has been read (only for DnFIFO).
	DREQE	Enables DMA/DTC transfers (only for DnFIFO).
	MBW	FIFO port access bit width.
	BIGEND	Selects FIFO port endian.
	ISEL	FIFO port access direction (only for DCP).
	CURPIPE	Selects the current pipe.
CFIFOCTR, DnFIFOCTR (n = 0, 1)	BVAL	Ends writing to the buffer memory.
	BCLR	Clears the buffer memory on the CPU side.
	DTLN	Checks the length of receive data.

(1) FIFO Port Selection

Table 31.20 shows the pipes that can be selected with the various FIFO ports. The pipe to be accessed should be selected using the CURPIPE[3:0] bits in the port select register. After the pipe is selected, whether the written value can be correctly read from the CURPIPE[3:0] bits should be checked. (If the previous pipe number is read, it indicates that the pipe modification is being executed by the USB controller.) Then, the FRDY flag in a port control register = 1 is checked.

In addition, the bus width to be accessed should be selected using the MBW bit in the port select register. The buffer memory access direction conforms to the PIPECFG.DIR bit. Only for the DCP, the ISEL bit in the port select register determines the direction.

Table 31.20 FIFO Port Access Categorized by Pipe

Pipe	Access Method	Port that can be Used
DCP	CPU access	CFIFO port register
Pipe 1 to pipe 9	CPU access	CFIFO port register D0FIFO/D1FIFO port register
	DMAC/DTC access	D0FIFO/D1FIFO port register

(2) REW Bit

It is possible to temporarily stop access to the pipe currently being accessed, access a different pipe, and then continue processing for the current pipe again. The REW bit in the port select register is used for this processing.

If a pipe is selected through the CURPIPE[3:0] bits in the port select register with the REW bit set to 1, the pointer used for reading from and writing to the buffer memory is reset, and reading or writing can be carried out from the first byte.

If a pipe is selected with 0 set for the REW bit, data can be read and written in continuation from the previous selection, without the pointer being reset.

To access the FIFO port, the FRDY flag in the port control register = 1 should be checked after selecting a pipe.

31.3.5.4 DMA Transfers (D0FIFO and D1FIFO Ports)

(1) Overview of DMA Transfers

For pipes 1 to 9, the FIFO port can be accessed using the DMAC. When accessing the buffer for the pipe targeted for DMA transfer is enabled, a DMA transfer request is issued.

The unit of transfer to the FIFO port should be selected using the DnFIFOSEL.MBW bit and the pipe targeted for the DMA transfer should be selected using the DnFIFOSEL.CURPIPE[3:0] bits. The selected pipe should not be changed during the DMA transfer.

(2) DnFIFO Auto Clear Mode (D0FIFO and D1FIFO Port Reading Direction)

If 1 is set in the DnFIFOSEL.DCLRM bit, the USB automatically clears the buffer memory of the selected pipe when reading of data from the buffer memory has been completed.

Table 31.21 shows the packet reception and buffer memory clearing processing by software for each of the various settings. As shown in Table 31.21, the buffer clearing conditions depend on the value set in the PIPECFG.BFRE bit. Using the DnFIFOSEL.DCLRM bit eliminates the need for the buffer to be cleared by software in any situation that requires buffer clearing. This enables DMA transfers without involving software.

The DnFIFO auto clear mode can be set only in the buffer memory reading direction.

Table 31.21 Packet Reception and Buffer Memory Clearing Processing by Software

Buffer Status When Packet is Received	Register Setting			
	DCLRM = 0		DCLRM = 1	
	BFRE = 0	BFRE = 1	BFRE = 0	BFRE = 1
Buffer full	Clearing is not necessary	Clearing is not necessary	Clearing is not necessary	Clearing is not necessary
Zero-length packet reception	Clearing is necessary	Clearing is necessary	Clearing is not necessary	Clearing is not necessary
Normal short packet reception	Clearing is not necessary	Clearing is necessary	Clearing is not necessary	Clearing is not necessary
Transaction count end	Clearing is not necessary	Clearing is necessary	Clearing is not necessary	Clearing is not necessary

31.3.6 Control Transfers Using DCP

In the data stage of control transfers, data is transferred using the default control pipe (DCP).

The DCP buffer memory is a 64-byte single buffer and is a fixed area that is shared for both control reading and control writing. The buffer memory can be accessed only through the CFIFO port.

31.3.6.1 Control Transfers When the Host Controller is Selected

(1) Setup Stage

Registers USBREQ, USBVAL, USBINDEX, and USBLENG are the registers that are used to transmit a USB request for setup transactions. Writing setup packet data to the registers and writing 1 to the DCPCTR.SUREQ bit transmits the specified data for setup transactions. Upon completion of the transaction, the SUREQ bit is set to 0. The above USB request registers should not be modified while SUREQ = 1.

After the attached state of the connected function device is detected, the first setup transaction for the device should be issued by using the sequence described above with the DCPMAXP.DEVSEL[3:0] bits set to 0 and the DEVADD0.USBSPD[1:0] bits set appropriately.

After the connected function device is shifted to the Address state, setup transactions should be issued by using the sequence described above with the assigned USB address set in the DEVSEL[3:0] bits and the bits in the DEVADDn register corresponding to the specified USB address set appropriately. For example, when PIPEMAXP.DEVSEL[3:0] = 0010b, make appropriate settings in the DEVADD2 register; when PIPEMAXP.DEVSEL[3:0] = 0101b, make appropriate settings in the DEVADD5 register.

When the setup transaction data has been sent, an interrupt request is generated according to the response received from the peripheral device (SIGN or SACK flag in the INTSTS1 register), by means of which the result of the setup transactions can be confirmed.

A data packet of DATA0 (USB request) is transmitted as the data packet for a setup transaction regardless of the setting of the DCPCTR.SQMON flag.

(2) Data Stage

Data is transferred using the DCP buffer memory.

The access direction of the DCP buffer memory should be specified using the CFIFOSEL.ISEL bit. The transfer direction should be specified using the DCPCFG.DIR bit.

For the first data packet of the data stage, the data PID should be transferred as DATA1. Set data PID = DATA1 in the DCPCTR.SQSET bit and the PID[1:0] bits = 01b (BUF). Completion of data transfer is detected using the BRDY or BEMP interrupt.

For control write transfers, when the number of data bytes to be sent is an integer multiple of the maximum packet size, software should control so as to send a zero-length packet at the end.

(3) Status Stage

Zero-length packet data is transferred in the direction opposite to that in the data stage. As in the data stage, data is transferred using the DCP buffer memory. Transactions are done in the same manner as the data stage.

For the data packets of the status stage, the data PID should be set to DATA1 using the DCPCTR.SQSET bit.

For reception of a zero-length packet, the received data length should be confirmed using the CFIFOCTR.DTLN[8:0] flags after a BRDY interrupt is generated, and the buffer memory should then be cleared using the CFIFOCTR.BCLR bit.

31.3.6.2 Control Transfers When the Function Controller is Selected

(1) Setup Stage

The USB sends an ACK response for a correct setup packet targeted to the USB. The operation of the USB in the setup stage is described below.

When receiving a new setup packet, the USB sets the following bits.

- Set the INTSTS0.VALID flag to 1.
- Set the DCPCTR.PID[1:0] bits to 00b (NAK).
- Set the DCPCTR.CCPL bit to 0.

When receiving a data packet right after the setup packet, the USB stores the USB request parameters in registers USBREQ, USBVAL, USBINDX, and USBLENG.

Response processing with respect to the control transfer should be carried out after setting the VALID flag = 0. In the VALID flag = 1 state, PID[1:0] = 01b (BUF) cannot be set, and the data stage cannot be terminated.

Using the function of the VALID flag, the USB can suspend the current request processing when receiving a new USB request during a control transfer, and can send a response to the newest request.

In addition, the USB automatically detects the direction bit (bit 8 of bmRequestType) and the request data length (wLength) of the received USB request, distinguishes between control read transfer, control write transfer, and no-data control transfer, and controls stage transitions. For a wrong sequence, the sequence error of the control transfer stage transition interrupt is generated, and the software is notified of occurrence of the error. For the stage control of the USB, refer to Figure 31.11.

(2) Data Stage

Data transfers corresponding to received USB requests should be done using the DCP. Before accessing the DCP buffer memory, the access direction should be specified using the CFIFOSEL.ISEL bit.

If the transfer data is larger than the size of the DCP buffer memory, the data transfer should be carried out using the BRDY interrupt for control write transfers and the BEMP interrupt for control read transfers.

(3) Status Stage

Control transfers are terminated by setting the DCPCTR.CCPL bit to 1 while the DCPCTR.PID[1:0] bits are set to 01b (BUF).

After the above settings have been made, the USB automatically executes the status stage in accordance with the data transfer direction determined at the setup stage. The specific procedure is as follows.

- For control read transfers
A zero-length packet is received from the USB host and an ACK response is sent.
- For control write transfers and no-data control transfers
A zero-length packet is transmitted and an ACK response is received from the USB host.

(4) Control Transfer Auto Response Function

The USB automatically responds to a correct SET_ADDRESS request. If any of the following errors occurs in the SET_ADDRESS request, a response from the software is necessary.

- bmRequestType is not 00h: Any transfer other than a control write transfer
- wIndex is not 00h: Request error
- wIndex is not 00h: Any transfer other than a no-data control transfer
- wValue is larger than 7Fh: Request error
- INTSTS0.DVSQ[2:0] are 011b (Configured state): Control transfer of a device state error

For all requests other than the SET_ADDRESS request, a response is required from the corresponding software.

31.3.7 Bulk Transfers (Pipes 1 to 5)

The buffer memory usage (single/double buffer setting) can be selected for bulk transfers. The USB provides the following functions for bulk transfers.

- BRDY interrupt function (PIPECFG.BFRE bit: refer to section 31.3.3.1, (2) When the SOFCFG.BRDYM Bit = 0 and the PIPECFG.BFRE Bit = 1)
- Transaction count function (PIPEnTRE.TRENB and TRCLR bits and PIPEnTRN register: refer to section 31.3.4.5, Transaction Counter (For Pipes 1 to 5 in Reading Direction))
- Response PID = NAK function (PIPECFG.SHTNAK bit: refer to section 31.3.4.8, Response PID = NAK Function)
- Auto response mode (PIPEnCTR.ATREPM bit: refer to section 31.3.4.9, Auto Response Mode)

31.3.8 Interrupt Transfers (Pipes 6 to 9)

When the function controller is selected, the USB carries out interrupt transfers in accordance with the timing controlled by the host controller.

When the host controller is selected, the timing of issuing a token can be specified using the interval counter.

31.3.8.1 Interval Counter during Interrupt Transfers When the Host Controller is Selected

For interrupt transfers, intervals between transactions are set in the PIPEPERI.IITV[2:0] bits. The USB controller issues interrupt transfer tokens based on the specified intervals.

(1) Counter Initialization

The interval counter is initialized when the MCU is reset or when the PIPEnCTR.ACLRM bit is set to 1. Note that the PIPEPERI.IITV[2:0] bits are not initialized when the ACLRM bit is used for initialization.

Note that the interval counter is not initialized in the following case.

- USB bus reset or USB suspended
The IITV[2:0] bits are not initialized. Setting 1 to the DVSTCTR0.UACT bit starts counting from the value before entering the USB bus reset state or USB suspended state.

(2) Operation When Transmission/Reception is Impossible at Token Issuance Timing

The USB cannot issue tokens even at token issuance timing in the following cases. In such a case, the USB attempts transactions at the subsequent interval.

- When the PID[1:0] bits are set to 00b (NAK) or 1xb (STALL).
- When the buffer memory is full at the token sending timing in the receiving (IN) direction.
- When there is no data to be sent in the buffer memory at the token sending timing in the transmitting (OUT) direction.

31.3.9 Isochronous Transfers (Pipes 1 and 2)

The USB has the following functions for isochronous transfers.

- Notification of isochronous transfer error information
- Interval counter (specified by the PIPEPERI.IITV[2:0] bits)
- Isochronous IN transfer data setup control (IDLX function)
- Isochronous IN transfer buffer flush function (specified by the PIPEPERI.IFIS bit)

31.3.9.1 Error Detection in Isochronous Transfers

The USB has a function for detecting the error information described below, so that when errors occur in isochronous transfers, they can be controlled by software. Table 31.22 and Table 31.23 show the priority in which errors are confirmed and the interrupts generated corresponding to errors.

(a) PID errors

- If the PID of the received packet is illegal.

(b) CRC errors and bit stuffing errors

- If an error occurs in the CRC of the received packet or the bit stuffing is illegal.

(c) Maximum packet size exceeded

- The data of the received packet is larger than the specified maximum packet size.

(d) Overrun and underrun errors

- When the host controller is selected
When the buffer memory is full at the token sending timing in the IN (receiving) direction.
When there is no data to be sent in the buffer memory at the token sending timing in the OUT (transmitting) direction.
- When the function controller is selected
When there is no data to be sent in the buffer memory at the token receiving timing in the IN (transmitting) direction.
When the buffer memory is full at the token receiving timing in the OUT (receiving) direction.

(e) Interval errors

An interval error is generated on any of the following conditions when the function controller is selected.

- During an isochronous IN transfer, an IN token could not be received in the interval frame.
- During an isochronous OUT transfer, an OUT token could not be received in the interval frame.

Table 31.22 Error Detection When a Token is Received

Detection Priority	Error	Generated Interrupt and Status
1	PID errors	No interrupts are generated in both cases when the host controller is selected and the function controller is selected (ignored as a corrupted packet).
2	CRC errors and bit stuffing errors	No interrupts generated in both cases when the host controller is selected and the function controller is selected (ignored as a corrupted packet).
3	Overrun and underrun errors	An NRDY interrupt is generated to set the FRMNUM.OVRN flag to 1 in both cases when the host controller is selected and function controller is selected. When the function controller is selected, a zero-length packet is transmitted in response to IN token. However, no data packets are received in response to OUT token.
4	Interval errors	An NRDY interrupt is generated when the function controller is selected. It is not generated when the host controller is selected.

Table 31.23 Error Detection When a Data Packet is Received

Detection Priority	Error	Generated Interrupt and Status
1	PID errors	No interrupts are generated (ignored as a corrupted packet).
2	CRC errors and bit stuffing errors	An NRDY interrupt is generated to set the FRMNUM.CRCE to 1 bit in both cases when the host controller is selected and the function controller is selected.
3	Maximum packet size exceeded errors	A BEMP interrupt is generated to set the PID[1:0] bits to 1xb (STALL) in both cases when the host controller is selected and the function controller is selected.

31.3.9.2 Data PID

When the function controller is selected, the USB operates as follows in response to the received PID.

IN direction

- DATA0: Sent as data packet PID
- DATA1: Not sent
- DATA2: Not sent
- mData: Not sent

OUT direction

- DATA0: Received normally as data packet PID
- DATA1: Received normally as data packet PID
- DATA2: Packets are ignored
- mData: Packets are ignored

31.3.9.3 Interval Counter

The isochronous transfer interval can be set using the PIPEPERI.IITV[2:0] bits. The interval counter enables the functions shown in Table 31.24 when the function controller is selected. When the host controller is selected, the USB generates the token issuance timing. When the host controller is selected, the interval counter operation is the same as that in the interrupt transfer.

Table 31.24 Interval Counter Function When the Function Controller is Selected

Transfer Direction	Function	Conditions for Detection
IN	Flushes transmit buffer	When an IN token cannot be successfully received in the interval frame during an isochronous IN transfer
OUT	Notifies that a token not being received	When an OUT token cannot be successfully received in the interval frame during an isochronous OUT transfer

The interval count is carried out when an SOF is received or for interpolated SOFs, so the isochronism can be maintained even if an SOF is damaged. The frame interval that can be set is the $2^{IITV[2:0]}$ frames.

(1) Counter Initialization When the Function Controller is Selected

The interval counter is initialized when the MCU is reset or when the PIPEnCTR.ACLRM bit is set to 1. Note that the PIPEPERI.IITV[2:0] bits are not initialized when the ACLRM bit is used for initialization.

After the interval counter has been initialized, counting is started under either of the following conditions 1 and 2 when a packet has been transferred successfully.

1. An SOF is received after transmission of data in response to an IN token while the PID[1:0] bits are 01b (BUF).
2. An SOF is received after reception of data of an OUT token while the PID[1:0] bits are 01b (BUF).

Note that the interval counter is not initialized under the following conditions.

- When the PID[1:0] bits are set to 00b (NAK) or 1xb (STALL)
The interval timer does not stop. The USB attempts transactions at the subsequent interval.
- When the USB bus is reset or USB is suspended
The IITV[2:0] bits are not initialized. When an SOF has been received, counting is restarted from the value prior to the reception of the SOF.

(2) Interval Counting and Transfer Control When the Host Controller is Selected

The USB controls the interval between token issuance operations based on the PIPEPERI.IITV[2:0] bit settings. Specifically, the USB issues a token for a selected pipe once every $2^{IITV[2:0]}$ frames.

The USB starts counting the token issuance interval at the frame following the frame in which the PID[1:0] bits have been set to 01b (BUF) by software.




Figure 31.12 Token Issuance When IITV[2:0] = 000b




Figure 31.13 Token Issuance When IITV[2:0] = 001b

When the selected pipe is set for isochronous transfers, the USB carries out the following operation in addition to controlling the token issuance interval. The USB issues a token even when the NRDY interrupt generation condition is satisfied.

(a) When the selected pipe is for isochronous IN transfers

The USB generates an NRDY interrupt when the USB issues an IN token but does not receive a packet successfully from a peripheral device (no response or packet error).

The USB sets the FRMNUM.OVRN flag to 1 generating an NRDY interrupt when the time to issue an IN token comes while the USB cannot receive data because the FIFO buffer is full (due to the fact that the CPU or DMAC/DTC is too slow to read data from the FIFO buffer).

(b) When the selected pipe is for isochronous OUT transfers

The USB sets the OVRN flag to 1 generating an NRDY interrupt and transmitting a zero-length packet when the time to issue an OUT token comes while there is no data to be transmitted in the FIFO buffer (because the CPU or DMAC/DTC is too slow to write data to the FIFO buffer).

The token issuance interval is reset on any of the following conditions.

- When the USB is reset through a reset pin (The IITV[2:0] bits are also set to 0).
- When the PIPEnCTR.ACLRm bit has been set to 1 by software.

(3) Interval Counting and Transfer Control When the Function Controller is Selected

(a) When the selected pipe is for isochronous OUT transfers

The USB generates an NRDY interrupt when the USB fails to receive a data packet within the interval set by the PIPEPERI.IITV[2:0] bits.

The USB also generates an NRDY interrupt when the USB fails to receive data because of a CRC error or other errors contained in the data packet or because of the FIFO buffer being full.

The NRDY interrupt is generated at the timing of SOF packet reception. Even if the SOF packet is corrupted, the internal interpolation allows the interrupt to be generated at the timing to receive the SOF packet.

However, when the IITV[2:0] bits are set to a value other than 0, the USB generates an NRDY interrupt on receiving an SOF packet for every interval after starting interval counting operation.

When the PID[1:0] bits are set to 00b (NAK) by software after starting the interval timer, the USB does not generate an NRDY interrupt on receiving an SOF packet.

The timing to start interval counting depends on the setting of IITV[2:0] bits as shown below.

- When the IITV[2:0] = 000b: The interval counting starts when software has set the PID[1:0] bits for the selected pipe to 01b (BUF).




Figure 31.14 Relationship between Frames and Expected Token Reception When IITV[2:0] = 000b

- When the IITV[2:0] ≠ 000b: The interval counting starts on completion of successful reception of the first data packet after the PID[1:0] bits for the selected pipe have been modified to 01b (BUF).




Figure 31.15 Relationship between Frames and Expected Token Reception When IITV[2:0] ≠ 000b

(b) When the selected pipe is for isochronous IN transfers

The PIPEPERI.IFIS bit should be 1 for this use. When IFIS = 0, the USB transmits a data packet in response to the received IN token irrespective of the setting of the PIPEPERI.IITV[2:0] bits.

When IFIS = 1, the USB clears the FIFO buffer when the USB fails to receive an IN token in the frame at the interval set by the IITV[2:0] bits while there is data to be transmitted in the FIFO buffer.

The USB also clears the FIFO buffer when the USB fails to receive an IN token successfully because of a bus error such as a CRC error contained in the IN token.

The FIFO buffer is cleared at the timing of SOF packet reception. Even if the SOF packet is corrupted, the internal interpolation allows the FIFO buffer to be cleared at the timing to receive the SOF packet.

The timing to start interval counting depends on the setting of the IITV[2:0] bits (similar to the timing during OUT transfers).

The interval is counted on any of the following conditions in function controller mode.

- When a hardware-reset is applied to the USB (here, the IITV[2:0] bits are also set to 000b).
- When the PIPEnCTR.ACLRM bit is set to 1 by software.
- When the USB detects a USB bus reset.

(4) Setup of Data to be Transmitted Using Isochronous Transfer When the Function Controller is Selected

With isochronous data transmission using the USB in the function controller, after data has been written to the buffer memory, a data packet can be transmitted with the next frame after the frame in which an SOF packet is detected. This function is called the isochronous transfer transmission data setup function, and it makes it possible to designate the frame from which transmission began.

In a double buffer configuration, even after the writing of data to both buffers has been completed, transmission will be enabled for only one buffer to which data writing was completed first. Accordingly, even if multiple IN tokens are received, only one packet of data is transmitted from a single buffer.

When an IN token is received, if the buffer memory is in the transmission enabled state, the USB transmits data as a normal response. If the buffer memory is not in the transmission enabled state, however, a zero-length packet is sent and an underrun error occurs.

Figure 31.16 shows an example of transmission using the isochronous transfer transmission data setup function with the USB when IITV[2:0] = 000b (every frame) has been set.




Figure 31.16 Example of Data Setup Function Operation

(5) Isochronous Transfer Transmission Buffer Flush When the Function Controller is Selected

If an SOF packet of the next frame is received without receiving an IN token in an interval frame during isochronous data transmission, the USB operates as if an IN token had been corrupted, and clears the buffer for which transmission is enabled, putting that buffer in the writing enabled state.

If a double buffer configuration is used and writing to both buffers has been completed, the buffer memory that was cleared is assumed as the data having been sent in the interval frame, and transmission is enabled for the buffer memory that is not cleared with SOF packet reception.

The timing of the buffer flush function depends on the setting of the PIPEPERI.IITV[2:0] bits.

- When the IITV[2:0] = 000b
The buffer flush operation starts from the next frame after the pipe becomes valid.
- When the IITV[2:0] ≠ 000b
The buffer flush operation is carried out after the first successful transaction.

Figure 31.17 shows an example of the buffer flush function in the USB. When an unanticipated token is received before the interval frame, the USB sends the write data or a zero-length packet as an underrun error according to the data setup state.




Figure 31.17 Example of Buffer Flush Operation

Figure 31.18 shows an example of interval error occurrence in the USB. There are five types of interval errors, as shown below. The interval error is generated at the timing indicated by ① in the figure, and the buffer flush function is activated.

If an interval error occurs during an IN transfers, the buffer flush function is activated; if it occurs during an OUT transfer, an NRDY interrupt is generated.

The FRMNUM.OVRN flag should be used to distinguish between NRDY interrupts such as received packet errors and overrun errors.

In response to tokens that are shaded in the figure, responses are sent according to the buffer memory status.

IN direction

- If the buffer is in the transmission enabled state, the data is transferred as a normal response.
- If the buffer is in the transmission disabled state, a zero-length packet is sent and an underrun error occurs.

OUT direction

- If the buffer is in the reception enabled state, the data is received as a normal response.
- If the buffer is in the reception disabled state, the data is discarded and an overrun error occurs.




Figure 31.18 Example of Interval Error Occurrence When IITV[2:0] = 001b

31.3.10 SOF Interpolation Function

When the function controller is selected and if data could not be received at intervals of 1 ms because an SOF packet was corrupted or missing, the USB interpolates the SOF. The SOF interpolation operation begins when the USBE and SCKE bits in the SYSCFG register have been set to 1 and an SOF packet is received. The interpolation function is initialized under the following conditions.

- MCU reset
- USB bus reset
- Suspended state detected

The SOF interpolation operates as follows.

- The interpolation function is not activated until an SOF packet is received.
- After the first SOF packet is received, interpolation is carried out by counting 1 ms with an internal clock of 48 MHz.
- After the second and subsequent SOF packets are received, interpolation is carried out at the previous reception interval.
- Interpolation is not carried out in the suspended state or while a USB bus reset is being received.

The USB supports the following functions based on the SOF packet reception. These functions also operate normally with SOF interpolation, if the SOF packet was missing.

- Updating of the frame number
- SOFR interrupt timing
- Isochronous transfer interval count

If an SOF packet is missing during full-speed operation, the FRMNUM.FRNM[10:0] flags are not updated.

31.3.11 Pipe Schedule

31.3.11.1 Conditions for Generating a Transaction

When the host controller is selected and the DVSTCTR0.UACT bit has been set to 1, the USB generates a transaction under the conditions shown in Table 31.25.

Table 31.25 Conditions for Generating a Transaction

Transaction	Conditions for Generation				
	DIR	PID[1:0]	IITV[0]	Buffer State	SUREQ
Setup	—*1	—*1	—*1	—*1	1 setting
Control transfer data stage, status stage, bulk transfer	IN	BUF	Invalid	Receive area exists	—*1
	OUT	BUF	Invalid	Transmit data exists	—*1
Interrupt transfer	IN	BUF	Valid	Receive area exists	—*1
	OUT	BUF	Valid	Transmit data exists	—*1
Isochronous transfer	IN	BUF	Valid	*2	—*1
	OUT	BUF	Valid	*3	—*1

- Note 1. Symbols (—) in the table indicate that the condition is unrelated to the generating of tokens. "Valid" indicates that, for interrupt transfers and isochronous transfers, a transaction is generated only in transfer frames that are based on the interval counter. "Invalid" indicates that a transaction is generated regardless of the interval counter.
- Note 2. This indicates that a transaction is generated regardless of whether there is a receive area. If there is no receive area, however, the received data is discarded.
- Note 3. This indicates that a transaction is generated regardless of whether there is any data to be transmitted. If there is no data to be transmitted, however, a zero-length packet is transmitted.

31.3.11.2 Transfer Schedule

This section describes the transfer scheduling within a frame of the USB. After the USB sends an SOF, the transfer is carried out in the sequence described below.

1. Execution of periodic transfers

A pipe is searched in the order of Pipe 1 → Pipe 2 → Pipe 6 → Pipe 7 → Pipe 8 → Pipe 9, and then, if there is a pipe for which an isochronous or interrupt transfer transaction can be generated, the transaction is generated.

2. Setup transactions for control transfers

The DCP is checked, and if a setup transaction is possible, it is sent.

3. Execution of bulk transfers, control transfer data stages, and control transfer status stages

A pipe is searched in the order of DCP → Pipe 1 → Pipe 2 → Pipe 3 → Pipe 4 → Pipe 5, and then, if there is a pipe for which a transaction for a bulk transfer, a control transfer data stage, or a control transfer status stage can be generated, the transaction is generated.

When a transaction is generated, processing moves to the next pipe transaction regardless of whether the response from the peripheral device is ACK or NAK. If there is time for transfer within the frame, step 3 is repeated.

31.3.11.3 Enabling USB Communication

Setting the DVSTCTR0.UACT bit to 1 initiates SOF transmission and transaction generation is enabled.

Setting the UACT bit to 0 stops SOF transmission and a suspend state is entered. If the setting of the UACT bit is changed from 1 to 0, processing stops after the next SOF is sent.

31.4 Usage Notes

31.4.1 Setting the Module-Stop Function

Operation of the USB module can be disabled or enabled by setting a bit in the module stop control register B (MSTPCR_B). The USB is initially disabled after a reset. Registers in the USB only become accessible after it has been released from the module-stop state. For details, refer to section 11, Low Power Consumption.

32. Serial Communications Interface (SCIj, SCli, SCih)

This MCU has seven independent serial communications interface (SCI) channels. The SCI consists of the SCIj module (SCI1, SCI5, SCI6, SCI8, and SCI9), the SCli module (SCI11), and the SCih module (SCI12).

The SCIj module (SCI1, SCI5, SCI6, SCI8, and SCI9) and SCli module (SCI11) can handle both asynchronous and clock synchronous serial communications.

Asynchronous serial data communications can be carried out with standard asynchronous communications chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communications Interface Adapter (ACIA). As an extended function in asynchronous communications mode, the SCI also supports smart card (IC card) interfaces conforming to ISO/IEC 7816-3 (standard for Identification Cards). The SCI is also supports simple SPI interfaces, and simple I²C-bus interfaces when configured for single-master systems.

The SCih module includes the functions of the SCIg module, and supports an extended serial communication protocol formed of Start Frames and Information Frames.

In this section, “PCLK” for SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12 is used to refer to PCLKB and “PCLK” for SCI11 is used to refer to PCLKA.

32.1 Overview

Table 32.1 lists the specifications of the SCIj module, Table 32.2 lists the specifications of the SCli module, Table 32.3 lists the specifications of the SCih module, and Table 32.4 lists the specifications of the individual SCI channels. Figure 32.1 shows the block diagram of SCI1, SCI8, and SCI9, Figure 32.2 shows the block diagram of SCI5 and SCI6, Figure 32.3 shows the block diagram of SCI11, and Figure 32.4 shows the block diagram of SCI12 (SCih).

Table 32.1 SCIj Specifications (1/2)

Item	Description
Serial communication modes	<ul style="list-style-type: none"> • Asynchronous • Clock synchronous • Smart card interface • Simple I²C-bus • Simple SPI bus
Transfer speed	Bit rate specifiable with the on-chip baud rate generator.
Full-duplex communications	Transmitter: Continuous transmission possible using double-buffer structure. Receiver: Continuous reception possible using double-buffer structure.
I/O pins	Refer to Table 32.5 to Table 32.7.
Data transfer	Selectable as LSB first or MSB first transfer*1
Interrupt sources	Transmit end, transmit data empty, receive data full, receive error, and data match Completion of generation of a start condition, restart condition, or stop condition (for simple I ² C mode)
Low power consumption function	Module stop state can be set for each channel.

Table 32.1 SCIj Specifications (2/2)

Item	Description	
Asynchronous mode	Data length	7, 8, or 9 bits
	Transmission stop bit	1 or 2 bits
	Parity	Even parity, odd parity, or no parity
	Receive error detection	Parity, overrun, and framing errors
	Hardware flow control	CTS _n # and RTS _n # pins can be used in controlling transmission/reception.
	Data match detection	Compares receive data and comparison data, and generates interrupt when they are matched.
	Start-bit detection	Low level or falling edge is selectable.
	Break detection	When a framing error occurs, a break can be detected by reading the RXD _n pin level directly or reading the SPTR.RXD _{MON} flag.
	Clock source	An internal or external clock can be selected. Transfer rate clock input from the TMR can be used. (SCI5 and SCI6)
	Double-speed mode	Baud rate generator double-speed mode is selectable.
	Multi-processor communications function	Serial communication among multiple processors
	Noise cancellation	The signal paths from input on the RXD _n pins incorporate digital noise filters.
	Clock synchronous mode	Data length
Receive error detection		Overrun error
Hardware flow control		CTS _n # and RTS _n # pins can be used in controlling transmission/reception.
Smart card interface mode	Error processing	An error signal can be automatically transmitted when detecting a parity error during reception
		Data can be automatically retransmitted when receiving an error signal during transmission
	Data type	Both direct convention and inverse convention are supported.
Simple I ² C mode	Transfer format	I ² C-bus format
	Operating mode	Master (single-master operation only)
	Transfer rate	Fast mode is supported (refer to section 32.2.13, Bit Rate Register (BRR) to set the transfer rate).
	Noise cancellation	The signal paths from input on the SSCL _n and SSDA _n pins incorporate digital noise filters, and the interval for noise cancellation is adjustable.
Simple SPI bus	Data length	8 bits
	Detection of errors	Overrun error
	SS input pin function	Applying the high level to the SS _n # pin can cause the output pins to enter the high-impedance state.
	Clock settings	Four kinds of settings for clock phase and clock polarity are selectable.
Bit rate modulation function	Correction of outputs from the on-chip baud rate generator can reduce errors.	
Event link function (supported by SCI5 only)	Error (receive error or error signal detection) event output	Receive data full event output
		Transmit data empty event output
		Transmit end event output

Note 1. In simple I²C mode, only MSB first is available.

Table 32.2 SCli Specifications (1/2)

Item	Description
Serial communication modes	<ul style="list-style-type: none"> • Asynchronous • Clock synchronous • Smart card interface • Simple I²C-bus • Simple SPI bus
Transfer speed	Bit rate specifiable with the on-chip baud rate generator.

Table 32.2 SCli Specifications (2/2)

Item	Description	
Full-duplex communications	Transmitter: Continuous transmission possible using double-buffer structure. Receiver: Continuous reception possible using double-buffer structure.	
I/O pins	Refer to Table 32.5 to Table 32.7.	
Data transfer	Selectable as LSB first or MSB first transfer*1	
Interrupt sources	Transmit end, transmit data empty, receive data full, receive error, receive data ready, and data match Completion of generation of a start condition, restart condition, or stop condition (for simple I ² C mode)	
Low power consumption function	Module stop state can be set for each channel.	
Asynchronous mode	Data length	7, 8, or 9 bits
	Transmission stop bit	1 or 2 bits
	Parity	Even parity, odd parity, or no parity
	Receive error detection	Parity, overrun, and framing errors
	Hardware flow control	CTS _n # and RTS _n # pins can be used in controlling transmission/reception.
	Transmit/receive FIFO	16-stage FIFOs for transmit and receive buffers
	Data match detection	Compares receive data and comparison data, and generates interrupt when they are matched
	Start-bit detection	Low level or falling edge is selectable.
	Break detection	When a framing error occurs, a break can be detected by reading the RXD _n pin level directly or reading the SPTR.RXDMON flag.
	Clock source	An internal or external clock can be selected.
	Double-speed mode	Baud rate generator double-speed mode is selectable.
	Multi-processor communications function	Serial communication among multiple processors
	Noise cancellation	The signal paths from input on the RXD _n pins incorporate digital noise filters.
Clock synchronous mode	Data length	8 bits
	Receive error detection	Overrun error
	Hardware flow control	CTS _n # and RTS _n # pins can be used in controlling transmission/reception.
	Transmit/receive FIFO	16-stage FIFOs for transmit and receive buffers
Smart card interface mode	Error processing	An error signal can be automatically transmitted when detecting a parity error during reception Data can be automatically retransmitted when receiving an error signal during transmission
	Data type	Both direct convention and inverse convention are supported.
	Simple I ² C mode	
Simple I ² C mode	Transfer format	I ² C-bus format
	Operating mode	Master (single-master operation only)
	Transfer rate	Fast mode is supported (refer to section 32.2.13, Bit Rate Register (BRR) to set the transfer rate).
	Noise cancellation	The signal paths from input on the SSCL _n and SSDA _n pins incorporate digital noise filters, and the interval for noise cancellation is adjustable.
Simple SPI bus	Data length	8 bits
	Detection of errors	Overrun error
	SS input pin function	Applying the high level to the SS _n # pin can cause the output pins to enter the high-impedance state.
	Clock settings	Four kinds of settings for clock phase and clock polarity are selectable.
Bit rate modulation function	Correction of outputs from the on-chip baud rate generator can reduce errors.	

Note 1. In simple I²C mode, only MSB first is available.

Table 32.3 SCIh Specifications (1/2)

Item	Description	
Serial communication modes	<ul style="list-style-type: none"> • Asynchronous • Clock synchronous • Smart card interface • Simple I²C-bus • Simple SPI bus 	
Transfer speed	Bit rate specifiable with the on-chip baud rate generator.	
Full-duplex communications	Transmitter: Continuous transmission possible using double-buffer structure. Receiver: Continuous reception possible using double-buffer structure.	
I/O pins	Refer to Table 32.5 to Table 32.8.	
Data transfer	Selectable as LSB first or MSB first transfer*1	
Interrupt sources	Transmit end, transmit data empty, receive data full, and receive error Completion of generation of a start condition, restart condition, or stop condition (for simple I ² C mode)	
Low power consumption function	Module stop state can be set.	
Asynchronous mode	Data length	7, 8, or 9 bits
	Transmission stop bit	1 or 2 bits
	Parity	Even parity, odd parity, or no parity
	Receive error detection	Parity, overrun, and framing errors
	Hardware flow control	CTS# and RTS# pins can be used in controlling transmission/reception.
	Start-bit detection	Low level or falling edge is selectable.
	Break detection	When a framing error occurs, a break can be detected by reading the RXDn pin level directly.
	Clock source	An internal or external clock can be selected. Transfer rate clock input from the TMR can be used.
	Double-speed mode	Baud rate generator double-speed mode is selectable.
	Multi-processor communications function	Serial communication among multiple processors
Clock synchronous mode	Noise cancellation	The signal paths from input on the RXDn pins incorporate digital noise filters.
	Data length	8 bits
	Receive error detection	Overrun error
Smart card interface mode	Hardware flow control	CTS# and RTS# pins can be used in controlling transmission/reception.
	Error processing	An error signal can be automatically transmitted when detecting a parity error during reception Data can be automatically retransmitted when receiving an error signal during transmission
	Data type	Both direct convention and inverse convention are supported.
Simple I ² C mode	Transfer format	I ² C-bus format
	Operating mode	Master (single-master operation only)
	Transfer rate	Fast mode is supported (refer to section 32.2.13, Bit Rate Register (BRR) to set the transfer rate).
	Noise cancellation	The signal paths from input on the SSCLn and SSDAn pins incorporate digital noise filters, and the interval for noise cancellation is adjustable.
Simple SPI bus	Data length	8 bits
	Detection of errors	Overrun error
	SS input pin function	Applying the high level to the SSn# pin can cause the output pins to enter the high-impedance state.
	Clock settings	Four kinds of settings for clock phase and clock polarity are selectable.

Table 32.3 SCIh Specifications (2/2)

Item	Description	
Extended serial mode	Start Frame transmission	<ul style="list-style-type: none"> • Output of a low level as the Break Field over a specified width and generation of interrupts on completion • Detection of bus collisions and the generation of interrupts on detection
	Start Frame reception	<ul style="list-style-type: none"> • Detection of the Break Field low width and generation of an interrupt on detection • Comparison of Control Fields 0 and 1 and generation of an interrupt when the two match • Two kinds of data for comparison (primary and secondary) can be set in Control Field 1. • A priority interrupt bit can be set in Control Field 1. • Handling of Start Frames that do not include a Break Field • Handling of Start Frames that do not include a Control Field 0 • Function for measuring bit rates
	I/O control function	<ul style="list-style-type: none"> • Selectable polarity for TXDX12 and RXDX12 signals • Selection of a digital filter for the RXDX12 signal • Half-duplex operation employing RXDX12 and TXDX12 signals multiplexed on the same pin • Selectable timing for the sampling of data received through RXDX12
	Timer function	<ul style="list-style-type: none"> • Usable as a reload timer
Bit rate modulation function	Correction of outputs from the on-chip baud rate generator can reduce errors.	

Note 1. In simple I²C mode, only MSB first is available.

Table 32.4 Functions of SCI Channels

Item	SCI1, SCI8, SCI9	SCI5	SCI6	SCI11	SCI12
Asynchronous mode	Available	Available	Available	Available	Available
Clock synchronous mode	Available	Available	Available	Available	Available
Smart card interface mode	Available	Available	Available	Available	Available
Simple I ² C mode	Available	Available	Available	Available	Available
Simple SPI mode	Available	Available	Available	Available	Available
FIFO mode	Not available	Not available	Not available	Available	Not available
Data match detection	Available	Available	Available	Available	Not available
Extended serial mode	Not available	Not available	Not available	Not available	Available
TMR clock input	Not available	Available	Available	Not available	Available
Event link function	Not available	Available	Not available	Not available	Not available
Peripheral module clock	PCLKB	PCLKB	PCLKB	PCLKA	PCLKB




Figure 32.1 Block Diagram of SCIj (SCI1, SCI8, and SCI9)




Figure 32.2 Block Diagram of SCIj (SCI5 and SCI6)




Figure 32.3 Block Diagram of SCli (SCI11)




Figure 32.4 Block Diagram of SCiH (SCI12)

Table 32.5 to Table 32.8 list the pin configuration of the SCIs for the individual modes.

Table 32.5 SCI Pin Configuration in Asynchronous Mode and Clock Synchronous Mode

Channel	Pin Name	I/O	Function
SCI1	SCK1	I/O	SCI1 clock input/output
	RXD1	Input	SCI1 receive data input
	TXD1	Output	SCI1 transmit data output
	CTS1#/RTS1#	I/O	SCI1 transfer start control input/output
SCI5	SCK5	I/O	SCI5 clock input/output
	RXD5	Input	SCI5 receive data input
	TXD5	Output	SCI5 transmit data output
	CTS5#/RTS5#	I/O	SCI5 transfer start control input/output
SCI6	SCK6	I/O	SCI6 clock input/output
	RXD6	Input	SCI6 receive data input
	TXD6	Output	SCI6 transmit data output
	CTS6#/RTS6#	I/O	SCI6 transfer start control input/output
SCI8	SCK8	I/O	SCI8 clock input/output
	RXD8	Input	SCI8 receive data input
	TXD8	Output	SCI8 transmit data output
	CTS8#/RTS8#	I/O	SCI8 transfer start control input/output
SCI9	SCK9	I/O	SCI9 clock input/output
	RXD9	Input	SCI9 receive data input
	TXD9	Output	SCI9 transmit data output
	CTS9#/RTS9#	I/O	SCI9 transfer start control input/output
SCI11	SCK11	I/O	SCI11 clock input/output
	RXD11	Input	SCI11 receive data input
	TXD11	Output	SCI11 transmit data output
	CTS11#/RTS11#	I/O	SCI11 transfer start control input/output
SCI12	SCK12	I/O	SCI12 clock input/output
	RXD12	Input	SCI12 receive data input
	TXD12	Output	SCI12 transmit data output
	CTS12#/RTS12#	I/O	SCI12 transfer start control input/output

Table 32.6 SCI Pin Configuration in Simple I²C Mode (1/2)

Channel	Pin Name	I/O	Function
SCI1	SSCL1	I/O	SCI1 I ² C clock input/output
	SSDA1	I/O	SCI1 I ² C data input/output
SCI5	SSCL5	I/O	SCI5 I ² C clock input/output
	SSDA5	I/O	SCI5 I ² C data input/output
SCI6	SSCL6	I/O	SCI6 I ² C clock input/output
	SSDA6	I/O	SCI6 I ² C data input/output
SCI8	SSCL8	I/O	SCI8 I ² C clock input/output
	SSDA8	I/O	SCI8 I ² C data input/output
SCI9	SSCL9	I/O	SCI9 I ² C clock input/output
	SSDA9	I/O	SCI9 I ² C data input/output

Table 32.6 SCI Pin Configuration in Simple I²C Mode (2/2)

Channel	Pin Name	I/O	Function
SCI11	SSCL11	I/O	SCI11 I ² C clock input/output
	SSDA11	I/O	SCI11 I ² C data input/output
SCI12	SSCL12	I/O	SCI12 I ² C clock input/output
	SSDA12	I/O	SCI12 I ² C data input/output

Table 32.7 SCI Pin Configuration in Simple SPI Mode

Channel	Pin Name	I/O	Function
SCI1	SCK1	I/O	SCI1 clock input/output
	SMISO1	I/O	SCI1 slave transmit data input/output
	SMOSI1	I/O	SCI1 master transmit data input/output
	SS1#	Input	SCI1 chip select input
SCI5	SCK5	I/O	SCI5 clock input/output
	SMISO5	I/O	SCI5 slave transmit data input/output
	SMOSI5	I/O	SCI5 master transmit data input/output
	SS5#	Input	SCI5 chip select input
SCI6	SCK6	I/O	SCI6 clock input/output
	SMISO6	I/O	SCI6 slave transmit data input/output
	SMOSI6	I/O	SCI6 master transmit data input/output
	SS6#	Input	SCI6 chip select input
SCI8	SCK8	I/O	SCI8 clock input/output
	SMISO8	I/O	SCI8 slave transmit data input/output
	SMOSI8	I/O	SCI8 master transmit data input/output
	SS8#	Input	SCI8 chip select input
SCI9	SCK9	I/O	SCI9 clock input/output
	SMISO9	I/O	SCI9 slave transmit data input/output
	SMOSI9	I/O	SCI9 master transmit data input/output
	SS9#	Input	SCI9 chip select input
SCI11	SCK11	I/O	SCI11 clock input/output
	SMISO11	I/O	SCI11 slave transmit data input/output
	SMOSI11	I/O	SCI11 master transmit data input/output
	SS11#	Input	SCI11 chip select input
SCI12	SCK12	I/O	SCI12 clock input/output
	SMISO12	I/O	SCI12 slave transmit data input/output
	SMOSI12	I/O	SCI12 master transmit data input/output
	SS12#	Input	SCI12 chip select input

Table 32.8 SCI Pin Configuration in Extended Serial Mode

Channel	Pin Name	I/O	Function
SCI12	RDX12	Input	SCI12 receive data input
	TDX12	Output	SCI12 transmit data output
	SIOX12	I/O	SCI12 transfer data input/output

32.2 Register Descriptions

32.2.1 Receive Shift Register (RSR)

The RSR register is a shift register which is used to receive serial data input from the RXDn pin and converts it into parallel data.

When one frame of data has been received, it is automatically transferred to the RDR register.

The RSR register cannot be directly accessed by the CPU.

32.2.2 Receive Data Register (RDR)

Address(es): SCI1.RDR 0008 A025h, SCI5.RDR 0008 A0A5h, SCI6.RDR 0008 A0C5h, SCI8.RDR 0008 A105h, SCI9.RDR 0008 A125h, SCI11.RDR 000D 0005h, SCI12.RDR 0008 B305h



The RDR register is an 8-bit register that stores receive data.

When one frame of serial data has been received, the received serial data is transferred from the RSR register to the RDR register. Then the RSR register can receive the next data.

Since the RSR and RDR registers function as a double buffer in this way, continuous receive operations can be performed.

Read the RDR register only once after a receive data full interrupt (RXI) has occurred. Note that if next one frame of data is received before reading receive data from the RDR register, an overrun error occurs.

The RDR register cannot be written to by the CPU.

32.2.3 Receive Data Register H, L, HL (RDRH, RDRL, RDRHL)

- Receive Data Register H (RDRH)


Address(es): SCI1.RDRH 0008 A030h, SCI5.RDRH 0008 A0B0h, SCI6.RDRH 0008 A0D0h, SCI8.RDRH 0008 A110h, SCI9.RDRH 0008 A130h, SCI11.RDRH 000D 0010h, SCI12.RDRH 0008 B310h

- Receive Data Register L (RDRL)

Address(es): SCI1.RDRL 0008 A031h, SCI5.RDRL 0008 A0B1h, SCI6.RDRL 0008 A0D1h, SCI8.RDRL 0008 A111h, SCI9.RDRL 0008 A131h, SCI11.RDRL 000D 0011h, SCI12.RDRL 0008 B311h

- Receive Data Register HL (RDRHL)

Address(es): SCI1.RDRHL 0008 A030h, SCI5.RDRHL 0008 A0B0h, SCI6.RDRHL 0008 A0D0h, SCI8.RDRHL 0008 A110h, SCI9.RDRHL 0008 A130h, SCI11.RDRHL 000D 0010h, SCI12.RDRHL 0008 B310h



The RDRH and RDRL registers are 8-bit registers that store receive data. Use these registers when asynchronous mode and 9-bit data length are selected.

The RDRL register is the shadow register of the RDR register; i.e. access to the RDRL register is equivalent to access to the RDR register.

After one frame of data is received, the received data is transferred from the RSR register to these registers, thus allowing the RSR register to receive the next data.

The RSR, RDRH and RDRL registers have a double-buffered construction to enable continuous reception.

Read the RDRH and RDRL registers should be performed only once in the order from the RDRH register to the RDRL register when a receive data full interrupt (RXI) request is issued. Note that an overrun error occurs when the next frame of data is received before the received data has been read from the RDRL register.

The CPU cannot write to the RDRH and RDRL registers. Bits 0 to 7 in the RDRH register are fixed to 0. These bits are read as 0.

The RDRHL register can be accessed in 16-bit units.

32.2.4 Receive FIFO Data Register (FRDR)

Address(es): SCI11.FRDR 000D 0010h,
SCI11.FRDR.H 000D 0010h,
SCI11.FRDR.L 000D 0011h



Bit	Symbol	Bit Name	Description	R/W
b8 to b0	RDAT[8:0]	Receive Data	Received data can be read	R
b9	MPB	Multi-Processor Bit Monitor Flag	Value of the multi-processor bit in the reception frame 0: Data transmission cycles 1: ID transmission cycles	R
b10	DR	Receive Data Ready Flag*1	0: The FRDR register does not contain valid data 1: The FRDR register contains valid data	R
b11	PER	Parity Error Flag	0: No parity error occurred 1: A parity error has occurred	R
b12	FER	Framing Error Flag	0: No framing error occurred 1: A framing error has occurred	R
b13	ORER	Overrun Error Flag*1	0: No overrun error occurred 1: An overrun error has occurred	R
b14	RDF	Receive FIFO Full Flag*1	0: The number of data stored in the receive FIFO is less than the threshold value 1: The number of data stored in the receive FIFO is equal to or greater than the threshold value	R
b15	—	Reserved	The read value is undefined	R

Note 1. These flags are the same as the flags of the same name in the SSRFIFO register. To clear these flags, clear the corresponding flag in the SSRFIFO register.

This register is used to read the data at the top of the sixteen-stage receive FIFO. This register is enabled when the FCR.FM bit is 1 (FIFO mode).

Reading the FRDR register when the receive FIFO is empty results in an undefined value.

When reading the lower 8 bits (FRDR.L), the value of the FRDR register is updated with the next data in the receive FIFO. When reading the upper 8 bits (FRDR.H), the FRDR register is not updated. When reading the FRDR register in 8-bit units, read first from the FRDR.H register and then the FRDR.L register.

When the character length is 8 bits 0 is stored in the RDAT[8] bit and when the character length is 7 bits 00b is stored in the RDAT[8:7] bits.


The MPB flag holds the value of the multi-processor bit that was added to the data at the top of the receive FIFO. The SSR.MPB flag is not used when the FCR.FM bit is 1 (FIFO mode).

The FER and PER flags indicate whether the relevant error exists in the data at the top of the receive FIFO. Its value is updated each time the FRDR register is read.

The RDF, ORER, and DR flags are the same as the flags of the same name in the SSRFIFO register. When these flags are read with a value of 1, the flag can be cleared simply by writing 0 to the corresponding flag in the SSRFIFO register.

32.2.5 Transmit Data Register (TDR)

Address(es): SCI1.TDR 0008 A023h, SCI5.TDR 0008 A0A3h, SCI6.TDR 0008 A0C3h, SCI8.TDR 0008 A103h, SCI9.TDR 0008 A123h, SCI11.TDR 000D 0003h, SCI12.TDR 0008 B303h



The TDR register is an 8-bit register that stores transmit data.

When the SCI detects that the TSR register is empty, it transfers the transmit data written in the TDR register to the TSR register and starts transmission.

The double-buffered structures of the TDR register and the TSR register enable continuous serial transmission. If the next transmit data has already been written to the TDR register when one frame of data is transmitted, the SCI transfers the written data to the TSR register to continue transmission.

The CPU is able to read from or write to the TDR register at any time. Only write transmit data to the TDR register once after each instance of the transmit data empty interrupt (TXI).

32.2.6 Transmit Data Register H, L, HL (TDRH, TDRL, TDRHL)

- Transmit Data Register H (TDRH)


Address(es): SCI1.TDRH 0008 A02Eh, SCI5.TDRH 0008 A0AEh, SCI6.TDRH 0008 A0CEh, SCI8.TDRH 0008 A10Eh, SCI9.TDRH 0008 A12Eh, SCI11.TDRH 000D 000Eh, SCI12.TDRH 0008 B30Eh

- Transmit Data Register L (TDRL)

Address(es): SCI1.TDRL 0008 A02Fh, SCI5.TDRL 0008 A0AFh, SCI6.TDRL 0008 A0CFh, SCI8.TDRL 0008 A10Fh, SCI9.TDRL 0008 A12Fh, SCI11.TDRL 000D 000Fh, SCI12.TDRL 0008 B30Fh

- Transmit Data Register HL (TDRHL)

Address(es): SCI1.TDRHL 0008 A02Eh, SCI5.TDRHL 0008 A0AEh, SCI6.TDRHL 0008 A0CEh, SCI8.TDRHL 0008 A10Eh, SCI9.TDRHL 0008 A12Eh, SCI11.TDRHL 000D 000Eh, SCI12.TDRHL 0008 B30Eh



The TDRH and TDRL registers are 8-bit registers that store transmit data. Use these registers when asynchronous mode and 9-bit data length are selected.

The TDRL register is the shadow register of the TDR register; i.e. access to the TDRL register is equivalent to access to the TDR register.

When empty space is detected in the TSR register, the transmit data stored in the TDRH and TDRL registers is transferred to the TSR register; i.e., transmitting is started.

The TSR, TDRH and TDRL registers have a double-buffered construction to realize continuous reception. When the next data to be transmitted is stored in the TDRL register after one frame of data has been transmitted, the transmitting operation is continued by transfer to the TSR register.


The CPU can read and write to the TDRH and TDRL registers. Bits 0 to 7 in the RDRH register are fixed to 1. These bits are read as 1. The write value should be 1.

Writing transmit data to the TDRH and TDRL registers should be performed only once in the order from the TDRH register to the TDRL register when a transmit data empty interrupt (TXI) request is issued.

The TDRHL register can be accessed in 16-bit units.

32.2.7 Transmit FIFO Data Register (FTDR)

Address(es): SCI11.FTDR 000D 000Eh,
SCI11.FTDR.H 000D 000Eh,
SCI11.FTDR.L 000D 000Fh



Bit	Symbol	Bit Name	Description	R/W
b8 to b0	TDAT[8:0]	Transmit Data	Specifies the data to be transmitted	W
b9	MPBT	Transmit Multi-Processor	Specifies the value of the multi-processor bit in the transmit frame 0: Data transmission cycles 1: ID transmission cycles	W
b15 to b10	—	Reserved	The write value should be 1	W

This register is used to write data to the 16-stage transmit FIFO. This register is enabled when the FCR.FM bit is 1 (FIFO mode) and the SCR.TE bit is 1.

When the transmit FIFO contains 16 frames of data, no transmit data can be set in the FTDR register.

When writing a value to the lower 8 bits (FTDR.L), the data in the FTDR register is transferred to the transmit FIFO.

When writing a value to the upper 8 bits (FTDR.H), no data is transferred to the transmit FIFO. When writing a 16-bit data to the FTDR register in 8-bit units, write first to the FTDR.H register and then the FTDR.L register.

MPBT Bit (Transmit Multi-Processor)

This bit is used to set the value of the multi-processor bit to add to the transmit frame. The SSR.MPBT bit is not used when the FCR.FM bit is 1 (FIFO mode).

32.2.8 Transmit Shift Register (TSR)

The TSR register is a shift register that transmits serial data.

To perform serial data transmission, the SCI first automatically transfers transmit data from the TDR register to the TSR register, and then sends the data to the TXDn pin.

The TSR register cannot be directly accessed by the CPU.

32.2.9 Serial Mode Register (SMR)

Some bits in the SMR register have different functions in smart card interface mode and non-smart card interface mode.

(1) Non-Smart Card Interface Mode (SCMR.SMIF = 0)

Address(es): SCI1.SMR 0008 A020h, SCI5.SMR 0008 A0A0h, SCI6.SMR 0008 A0C0h, SCI8.SMR 0008 A100h, SCI9.SMR 0008 A120h, SCI11.SMR 000D 0000h, SCI12.SMR 0008 B300h

b7	b6	b5	b4	b3	b2	b1	b0
CM	CHR	PE	PM	STOP	MP	CKS[1:0]	

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	CKS[1:0]	Clock Select	b1 b0 0 0: PCLK (n = 0)*1 0 1: PCLK/4 (n = 1)*1 1 0: PCLK/16 (n = 2)*1 1 1: PCLK/64 (n = 3)*1	R/W*4
b2	MP	Multi-Processor Mode	(Valid only in asynchronous mode) 0: Multi-processor communications function is disabled 1: Multi-processor communications function is enabled	R/W*4
b3	STOP	Stop Bit Length	(Valid only in asynchronous mode) 0: 1 stop bit 1: 2 stop bits	R/W*4
b4	PM	Parity Mode	(Valid only when the PE bit is 1) 0: Selects even parity 1: Selects odd parity	R/W*4
b5	PE	Parity Enable	(Valid only in asynchronous mode) • When transmitting 0: Parity bit addition is not performed 1: The parity bit is added • When receiving 0: Parity bit checking is not performed 1: The parity bit is checked	R/W*4
b6	CHR	Character Length	(Valid only in asynchronous mode*2) Selects in combination with the SCMR.CHR1 bit. CHR1 CHR 0 0: Transmit/receive in 9-bit data length 0 1: Transmit/receive in 9-bit data length 1 0: Transmit/receive in 8-bit data length (initial value) 1 1: Transmit/receive in 7-bit data length*3	R/W*4
b7	CM	Communications Mode	0: Asynchronous mode or simple I ² C mode 1: Clock synchronous mode or simple SPI mode	R/W*4

Note 1. n is the decimal notation of the value of n in the BRR register (refer to section 32.2.13, Bit Rate Register (BRR)).

Note 2. In other than asynchronous mode, this bit setting is invalid and a fixed data length of 8 bits is used.

Note 3. LSB first is fixed and the MSB (bit 7) in the TDR register is not transmitted in transmission.

Note 4. Writable only when the SCR.TE bit is 0 and the SCR.RE bit is 0 (both serial transmission and reception are disabled).

CKS[1:0] Bits (Clock Select)

These bits select the clock source for the on-chip baud rate generator.

For the relation between the settings of these bits and the baud rate, refer to section 32.2.13, Bit Rate Register (BRR).

MP Bit (Multi-Processor Mode)

Disables/enables the multi-processor communications function. The settings of the PE bit and PM bit are invalid in multi-processor mode.

STOP Bit (Stop Bit Length)

Selects the stop bit length in transmission.

In reception, only the first stop bit is checked regardless of this bit setting. If the second stop bit is 0, it is treated as the start bit of the next transmit frame.

PM Bit (Parity Mode)

Selects the parity mode (even or odd) for transmission and reception.

The setting of the PM bit is invalid in multi-processor mode.

PE Bit (Parity Enable)

When this bit is set to 1, the parity bit is added to transmit data, and the parity bit is checked in reception.

Irrespective of the setting of the PE bit, the parity bit is not added or checked in multi-processor format.

CHR Bit (Character Length)


Selects the data length for transmission and reception.

Selects in combination with the SCMR.CHR1 bit.

In other than asynchronous mode, a fixed data length of 8 bits is used.

(2) Smart Card Interface Mode (SCMR.SMIF = 1)

Address(es): SMC11.SMR 0008 A020h, SMC15.SMR 0008 A0A0h, SMC16.SMR 0008 A0C0h, SMC18.SMR 0008 A100h, SMC19.SMR 0008 A120h, SMC111.SMR 000D 0000h, SMC112.SMR 0008 B300h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	CKS[1:0]	Clock Select	b1 b0 0 0: PCLK (n = 0)*1 0 1: PCLK/4 (n = 1)*1 1 0: PCLK/16 (n = 2)*1 1 1: PCLK/64 (n = 3)*1	R/W*2
b3, b2	BCP[1:0]	Base Clock Pulse	Selects the number of base clock cycles in combination with the SCMR.BCP2 bit. Table 32.9 lists the combinations of the SCMR.BCP2 bit and SMR.BCP[1:0] bits.	R/W*2
b4	PM	Parity Mode	(Valid only when the PE bit is 1) 0: Selects even parity 1: Selects odd parity	R/W*2
b5	PE	Parity Enable	When this bit is set to 1, a parity bit is added to transmit data, and the parity of received data is checked. Set this bit to 1 in smart card interface mode.	R/W*2
b6	BLK	Block Transfer Mode	0: Non-block transfer mode operation 1: Block transfer mode operation	R/W*2
b7	GM	GSM Mode	0: Non-GSM mode operation 1: GSM mode operation	R/W*2

Note 1. n is the decimal notation of the value of n in the BRR register (refer to section 32.2.13, Bit Rate Register (BRR)).

Note 2. Writable only when the SCR.TE bit is 0 and the SCR.RE bit is 0 (both serial transmission and reception are disabled).

CKS[1:0] Bits (Clock Select)

These bits select the clock source for the on-chip baud rate generator.

For the relationship between the settings of these bits and the baud rate, refer to section 32.2.13, Bit Rate Register (BRR).

BCP[1:0] Bits (Base Clock Pulse)

These bits select the number of base clock cycles in a 1-bit data transfer time in smart card interface mode.

Set these bits in combination with the SCMR.BCP2 bit.

For details, refer to section 32.6.4, Receive Data Sampling Timing and Reception Margin.

Table 32.9 Combinations of the SCMR.BCP2 Bit and SMR.BCP[1:0] Bits

SCMR.BCP2 Bit	SMR.BCP[1:0] Bits		Number of Base Clock Cycles for 1-Bit Transfer Period
0	0	0	93 clock cycles (S = 93)*1
0	0	1	128 clock cycles (S = 128)*1
0	1	0	186 clock cycles (S = 186)*1
0	1	1	512 clock cycles (S = 512)*1
1	0	0	32 clock cycles (S = 32)*1 (Initial Value)
1	0	1	64 clock cycles (S = 64)*1
1	1	0	372 clock cycles (S = 372)*1
1	1	1	256 clock cycles (S = 256)*1

Note 1. S is the value of S in the BRR register (refer to section 32.2.13, Bit Rate Register (BRR)).

PM Bit (Parity Mode)

Selects the parity mode for transmission and reception (even or odd).

For details on the usage of this bit in smart card interface mode, refer to section 32.6.2, Data Format (Except in Block Transfer Mode).

PE Bit (Parity Enable)

Set the PE bit to 1.

The parity bit is added to transmit data before transmission, and the parity bit is checked in reception.

BLK Bit (Block Transfer Mode)

Setting this bit to 1 allows block transfer mode operation.

For details, refer to section 32.6.3, Block Transfer Mode.

GM Bit (GSM Mode)

Setting this bit to 1 allows GSM mode operation.

In GSM mode, the SSR.TEND flag set timing is put forward to 11.0 etu (elementary time unit = 1-bit transfer time) from the start and the clock output control function is appended. For details, refer to section 32.6.6, Serial Data Transmission (Except in Block Transfer Mode) and section 32.6.8, Clock Output Control.

32.2.10 Serial Control Register (SCR)

Some bits in the SCR register have different functions in smart card interface mode and non-smart card interface mode.

(1) Non-Smart Card Interface Mode (SCMR.SMIF = 0)

Address(es): SCI1.SCR 0008 A022h, SCI5.SCR 0008 A0A2h, SCI6.SCR 0008 A0C2h, SCI8.SCR 0008 A102h, SCI9.SCR 0008 A122h, SCI11.SCR 000D 0002h, SCI12.SCR 0008 B302h

b7	b6	b5	b4	b3	b2	b1	b0
TIE	RIE	TE	RE	MPIE	TEIE	CKE[1:0]	

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	CKE[1:0]	Clock Enable	<p>(Asynchronous mode)</p> <p>b1 b0</p> <p>0 0: On-chip baud rate generator The SCKn pin becomes high-impedance.</p> <p>0 1: On-chip baud rate generator The clock with the same frequency as the bit rate is output from the SCKn pin.</p> <p>1 x: External clock or TMR clock*2</p> <ul style="list-style-type: none"> The clock with a frequency 16 times the bit rate should be input from the SCKn pin. Input a clock signal with a frequency eight times the bit rate when the SEMR.ABCS bit is 1. The SCKn pin becomes high-impedance when the TMR clock*2 is used. <p>(Clock synchronous mode)</p> <p>b1 b0</p> <p>0 x: Internal clock The SCKn pin functions as the clock output pin.</p> <p>1 x: External clock The SCKn pin functions as the clock input pin.</p>	R/W*1
b2	TEIE	Transmit End Interrupt Enable	<p>0: A TEI interrupt request is disabled</p> <p>1: A TEI interrupt request is enabled</p>	R/W
b3	MPIE	Multi-Processor Interrupt Enable	<p>(Valid in asynchronous mode when the SMR.MP bit is 1)</p> <p>0: Normal reception</p> <p>1: When the data with the multi-processor bit set to 0 is received, the data is not read, and setting the status flags RDRF, ORER, and FER in the SSR register to 1 is disabled. When the data with the multi-processor bit set to 1 is received, the MPIE bit is automatically cleared to 0, and normal reception is resumed.</p>	R/W
b4	RE	Receive Enable	<p>0: Serial reception is disabled</p> <p>1: Serial reception is enabled</p>	R/W*3
b5	TE	Transmit Enable	<p>0: Serial transmission is disabled</p> <p>1: Serial transmission is enabled</p>	R/W*3
b6	RIE	Receive Interrupt Enable	<p>0: RXI and ERI interrupt requests are disabled</p> <p>1: RXI and ERI interrupt requests are enabled</p>	R/W
b7	TIE	Transmit Interrupt Enable	<p>0: A TXI interrupt request is disabled</p> <p>1: A TXI interrupt request is enabled</p>	R/W

x: Don't care

Note 1. Writable only when TE = 0 and RE = 0.

Note 2. TMR clock is selectable for SCI5, SCI6, and SCI12.

Note 3. 1 can be written only when TE = 0 and RE = 0, while the SMR.CM bit is 1. After setting TE or RE to 1, only 0 can be written to TE and RE. While the SMR.CM bit is 0 and the SIMR1.IICM bit is 0, writing is enabled under any condition.

CKE[1:0] Bits (Clock Enable)

These bits select the clock source and SCKn pin function.

The combination of the settings of these bits and of the SEMR.ACS0 bit sets the internal TMR clock.

TEIE Bit (Transmit End Interrupt Enable)

Enables or disables a TEI interrupt request.

A TEI interrupt request is disabled by setting the TEIE bit to 0.

In simple I²C mode, the TEI is allocated to the interrupt on completion of issuing a start, restart, or stop condition (STI).

In this case, the TEIE bit can be used to enable or disable the STI.

MPIE Bit (Multi-Processor Interrupt Enable)

When this bit is set to 1 and the data with the multi-processor bit set to 0 is received, the data is not read and setting the status flags RDRF, ORER, and FER in the SSR register (and SSRFIFO.DR flag for SCI11) to 1 is disabled. When the data with the multi-processor bit set to 1 is received, the MPIE bit is automatically cleared to 0, and normal reception is resumed. For details, refer to section 32.4, Multi-Processor Communications Function.

When the data with the multi-processor bit set to 0 is received, the receive data is not transferred from the RSR register to the RDR register, a receive error is not detected, and setting the flags RDRF, ORER, and FER (and SSRFIFO.DR flag for SCI11) to 1 is disabled.

When the data with the multi-processor bit set to 1 is received, the MPB bit is set to 1, the MPIE bit is automatically cleared to 0, the RXI and ERI interrupt requests are enabled (if the SCR.RIE bit is set to 1), and setting the flags RDRF, ORER, and FER (and SSRFIFO.DR flag for SCI11) to 1 is enabled.

Set the MPIE bit to 0 if multi-processor communications function is not to be used.

RE Bit (Receive Enable)

Enables or disables serial reception.

When this bit is set to 1, serial reception is started by detecting the start bit in asynchronous mode or the synchronous clock input in clock synchronous mode. Note that the SMR register should be set prior to setting the RE bit to 1 in order to designate the reception format.

Even if reception is halted by setting the RE bit to 0 while the FCR.FM bit is 0 (non-FIFO mode), the ORER, FER, PER, and RDRF flags in the SSR register are not affected and the previous value is retained.

Even if reception is halted by setting the RE bit to 0 while the FCR.FM bit is 1 (FIFO mode), the RDF, ORER, FER, PER, DR flags in the SSRFIFO register are not affected and the previous value is retained.

TE Bit (Transmit Enable)

Enables or disables serial transmission.

When this bit is set to 1, serial transmission is started by writing transmit data to the TDR register. Note that the SMR register should be set prior to setting the TE bit to 1 in order to designate the transmission format.

RIE Bit (Receive Interrupt Enable)

Enables or disables RXI and ERI interrupt requests.

An RXI interrupt request is disabled by setting the RIE bit to 0.

An ERI interrupt request can be canceled by reading 1 from the ORER, FER, or PER flag in the SSR register and then setting the flag to 0, or setting the RIE bit to 0.


TIE Bit (Transmit Interrupt Enable)

Enables or disables TXI interrupt request.

A TXI interrupt request is disabled by setting the TIE bit to 0.

(2) Smart Card Interface Mode (SCMR.SMIF = 1)

Address(es): SMCI1.SCR 0008 A022h, SMCI5.SCR 0008 A0A2h, SMCI6.SCR 0008 A0C2h, SMCI8.SCR 0008 A102h, SMCI9.SCR 0008 A122h, SMCI11.SCR 000D 0002h, SMCI12.SCR 0008 B302h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	CKE[1:0]	Clock Enable	<ul style="list-style-type: none"> When SMR.GM = 0 <ul style="list-style-type: none"> b1 b0 0 0: Output disabled The SCKn pin becomes high-impedance. 0 1: Clock output 1 x: Setting prohibited When SMR.GM = 1 <ul style="list-style-type: none"> b1 b0 0 0: Output fixed low x 1: Clock output 1 0: Output fixed high 	R/W*1
b2	TEIE	Transmit End Interrupt Enable	This bit should be 0 in smart card interface mode.	R/W
b3	MPIE	Multi-Processor Interrupt Enable	This bit should be 0 in smart card interface mode.	R/W
b4	RE	Receive Enable	0: Serial reception is disabled 1: Serial reception is enabled	R/W*2
b5	TE	Transmit Enable	0: Serial transmission is disabled 1: Serial transmission is enabled	R/W*2
b6	RIE	Receive Interrupt Enable	0: RXI and ERI interrupt requests are disabled 1: RXI and ERI interrupt requests are enabled	R/W
b7	TIE	Transmit Interrupt Enable	0: A TXI interrupt request is disabled 1: A TXI interrupt request is enabled	R/W

x: Don't care

Note 1. Writable only when TE = 0 and RE = 0.

Note 2. 1 can be written only when TE = 0 and RE = 0. After setting TE or RE to 1, only 0 can be written in TE and RE.

For details on interrupt requests, refer to section 32.12, Interrupt Sources.

CKE[1:0] Bits (Clock Enable)

These bits control the clock output from the SCKn pin.

In GSM mode, clock output can be dynamically switched. For details, refer to section 32.6.8, Clock Output Control.

TEIE Bit (Transmit End Interrupt Enable)

This bit should be 0 in smart card interface mode.

MPIE Bit (Multi-Processor Interrupt Enable)

This bit should be 0 in smart card interface mode.

RE Bit (Receive Enable)

Enables or disables serial reception.

When this bit is set to 1, serial reception is started by detecting the start bit. Note that the SMR register should be set prior to setting the RE bit to 1 in order to designate the reception format.

Even if reception is halted by setting the RE bit to 0, the ORER, FER, and PER flags in the SSR register are not affected and the previous value is retained.

TE Bit (Transmit Enable)

Enables or disables serial transmission.

When this bit is set to 1, serial transmission is started by writing transmit data to the TDR register. Note that the SMR register should be set prior to setting the TE bit to 1 in order to designate the transmission format.

RIE Bit (Receive Interrupt Enable)

Enables or disables RXI and ERI interrupt requests.

An RXI interrupt request is disabled by setting the RIE bit to 0.

An ERI interrupt request can be canceled by reading 1 from the ORER, FER, or PER flag in the SSR register and then setting the flag to 0, or setting the RIE bit to 0.

TIE Bit (Transmit Interrupt Enable)

Enables or disables TXI interrupt request.

A TXI interrupt request is disabled by setting the TIE bit to 0.

32.2.11 Serial Status Register (SSR/SSRFIFO)

Some bits in the SSR register have different functions in smart card interface mode and non-smart card interface mode or FIFO mode and non-FIFO mode.

(1) Non-Smart Card Interface Mode and non-FIFO Mode (SCMR.SMIF = 0 and FCR.FM = 0)

Address(es): SCI1.SSR 0008 A024h, SCI5.SSR 0008 A0A4h, SCI6.SSR 0008 A0C4h, SCI8.SSR 0008 A104h, SCI9.SSR 0008 A124h, SCI11.SSR 000D 0004h, SCI12.SSR 0008 B304h

	b7	b6	b5	b4	b3	b2	b1	b0
	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
Value after reset:	1	0	0	0	0	1	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MPBT	Multi-Processor Bit Transfer	Sets the multi-processor bit for adding to the transmission frame 0: Data transmission cycles 1: ID transmission cycles	R/W
b1	MPB	Multi-Processor	Value of the multi-processor bit in the reception frame 0: Data transmission cycles 1: ID transmission cycles	R
b2	TEND	Transmit End Flag	0: A character is being transmitted. 1: Character transfer has been completed.	R
b3	PER	Parity Error Flag	0: No parity error occurred 1: A parity error has occurred	R/(W) *1
b4	FER	Framing Error Flag	0: No framing error occurred 1: A framing error has occurred	R/(W) *1
b5	ORER	Overrun Error Flag	0: No overrun error occurred 1: An overrun error has occurred	R/(W) *1
b6	RDRF	Receive Data Full Flag	0: No valid data is held in the RDR register 1: Received data is held in the RDR register	R/(W) *2
b7	TDRE	Transmit Data Empty Flag	0: Data to be transmitted is held in the TDR register 1: No data is held in the TDR register	R/(W) *2

Note 1. Only 0 can be written to this bit, to clear the flag. To clear this flag, confirm that the flag is 1 and then set it to 0.

Note 2. Write 1 when writing is necessary.

MPB Bit (Multi-Processor)

Holds the value of the multi-processor bit in the reception frame. This bit does not change when the SCR.RE bit is 0.

TEND Flag (Transmit End Flag)

Indicates completion of transmission.

[Setting conditions]

- When the SCR.TE bit is set to 0 (serial transmission is disabled)
When the SCR.TE bit is changed from 0 to 1, the TEND flag is not affected and retains the value 1.
- When the TDR register is not updated at the time of transmission of the tail-end bit of a character being transmitted

[Clearing condition]

- When transmit data are written to the TDR register while the SCR.TE bit is 1
When setting the TEND flag to 0 to complete the interrupt handling, refer to section 14.5.2, Level Detection.

PER Flag (Parity Error Flag)

Indicates that a parity error has occurred during reception in asynchronous mode and the reception ends abnormally.

[Setting condition]

- When a parity error is detected during reception while data match detection is disabled (for SCI1, SCI5, SCI6, SCI8, SCI9, and SCI11)
- When a parity error is detected during reception (for SCI12)
Although receive data when the parity error occurs is transferred to the RDR register, no RXI interrupt request occurs. Note that when the PER flag is being set to 1, the subsequent receive data is not transferred to the RDR register.

[Clearing condition]

- When 0 is written to the PER flag after reading PER = 1
When setting the PER flag to 0 to complete the interrupt handling, refer to section 14.5.2, Level Detection. Even when the SCR.RE bit is set to 0 (serial reception is disabled), the PER flag is not affected and retains its previous value.

FER Flag (Framing Error Flag)

Indicates that a framing error has occurred during reception in asynchronous mode and the reception ends abnormally.

[Setting condition]

- When the stop bit is 0 while data match detection is disabled (for SCI1, SCI5, SCI6, SCI8, SCI9, and SCI11)
- When the stop bit is 0 (for SCI12)
In 2-stop-bit mode, only the first stop bit is checked whether it is 1 but the second stop bit is not checked. Note that although receive data when the framing error occurs is transferred to the RDR register, no RXI interrupt request occurs. In addition, when the FER flag is being set to 1, the subsequent receive data is not transferred to the RDR register.

[Clearing condition]

- When 0 is written to the FER flag after reading FER = 1
When setting the FER flag to 0 to complete the interrupt handling, refer to section 14.5.2, Level Detection. Even when the SCR.RE bit is set to 0, the FER flag is not affected and retains its previous value.

ORER Flag (Overrun Error Flag)

Indicates that an overrun error has occurred during reception and the reception ends abnormally.

[Setting condition]

- When the next data is received before receive data is read from the RDR register
In the RDR register, receive data prior to an overrun error occurrence is retained, but data received after the overrun error occurrence is lost. When the ORER flag is set to 1, subsequent serial reception cannot be performed. Note that, in clock synchronous mode, serial transmission also cannot continue.

[Clearing condition]

- When 0 is written to the ORER flag after reading ORER = 1
When setting the ORER flag to 0 to complete the interrupt handling, refer to section 14.5.2, Level Detection. Even when the SCR.RE bit is set to 0, the ORER flag is not affected and retains its previous value.

RDRF Flag (Receive Data Full Flag)

Indicates whether the RDR register has received data.

[Setting condition]

- When data has been received normally, and transferred from the RSR register to the RDR register

[Clearing condition]

- When data is read from the RDR register

TDRE Flag (Transmit Data Empty Flag)

Indicates whether the TDR register has data to be transmitted.

[Setting condition]

- When data is transferred from the TDR register to the TSR register

[Clearing condition]

- When data is written to the TDR register

(2) Smart Card Interface Mode (SCMR.SMIF = 1)

Address(es): SMC11.SSR 0008 A024h, SMC15.SSR 0008 A0A4h, SMC16.SSR 0008 A0C4h, SMC18.SSR 0008 A104h, SMC19.SSR 0008 A124h, SMC111.SSR 000D 0004h, SMC112.SSR 0008 B304h

b7	b6	b5	b4	b3	b2	b1	b0
TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT

Value after reset: 1 0 0 0 0 1 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	MPBT	Multi-Processor Bit Transfer	This bit should be set to 0 in smart card interface mode.	R/W
b1	MPB	Multi-Processor	This bit is not used in smart card interface mode. It should be set to 0.	R
b2	TEND	Transmit End Flag	0: A character is being transmitted. 1: Character transfer has been completed.	R
b3	PER	Parity Error Flag	0: No parity error occurred 1: A parity error has occurred	R/(W) *1
b4	ERS	Error Signal Status Flag	0: Low error signal not responded 1: Low error signal responded	R/(W) *1
b5	ORER	Overflow Error Flag	0: No overflow error occurred 1: An overflow error has occurred	R/(W) *1
b6	RDRF	Receive Data Full Flag	0: No valid data is held in the RDR register 1: Received data is held in the RDR register	R/(W) *2
b7	TDRE	Transmit Data Empty Flag	0: Data to be transmitted is held in the TDR register 1: No data is held in the TDR register	R/(W) *2

Note 1. Only 0 can be written to this bit, to clear the flag. To clear this flag, confirm that the flag is 1 and then set it to 0.

Note 2. Write 1 when writing is necessary.

TEND Flag (Transmit End Flag)

With no error signal from the receiving side, this bit is set to 1 when further data for transfer is ready to be transferred to the TDR register.

[Setting conditions]

- When the SCR.TE bit is 0 (serial transmission is disabled)
When the SCR.TE bit is changed from 0 to 1, the TEND flag is not affected and retains the value 1.
- When a specified period has elapsed after the latest transmission of 1 byte, the ERS flag is 0, and the TDR register is not updated
The set timing is determined by register settings as listed below.
When SMR.GM = 0 and SMR.BLK = 0, 12.5 etu after the start of transmission
When SMR.GM = 0 and SMR.BLK = 1, 11.5 etu after the start of transmission
When SMR.GM = 1 and SMR.BLK = 0, 11.0 etu after the start of transmission
When SMR.GM = 1 and SMR.BLK = 1, 11.0 etu after the start of transmission

[Clearing condition]

- When transmit data are written to the TDR register while the SCR.TE bit is 1
When setting the TEND flag to 0 to complete the interrupt handling, refer to section 14.5.2, Level Detection.

PER Flag (Parity Error Flag)

Indicates that a parity error has occurred during reception in asynchronous mode and the reception ends abnormally.

[Setting condition]

- When a parity error is detected during reception
Although receive data when the parity error occurs is transferred to the RDR register, no RXI interrupt request occurs. Note that when the PER flag is being set to 1, the subsequent receive data is not transferred to the RDR register.

[Clearing condition]

- When 0 is written to the PER flag after reading PER = 1
When setting the PER flag to 0 to complete the interrupt handling, refer to section 14.5.2, Level Detection.
Even when the SCR.RE bit is set to 0 (serial reception is disabled), the PER flag is not affected and retains its previous value.

ERS Flag (Error Signal Status Flag)

[Setting condition]

- When a low error signal is sampled

[Clearing condition]

- When 0 is written to the ERS flag after reading ERS = 1
When setting the ERS flag to 0 to complete the interrupt handling, refer to section 14.5.2, Level Detection.
Even when the SCR.RE bit is set to 0, the ERS flag is not affected and retains its previous value.

ORER Flag (Overrun Error Flag)

Indicates that an overrun error has occurred during reception and the reception ends abnormally.

[Setting condition]

- When the next data is received before receive data is read from the RDR register

In the RDR register, the receive data prior to an overrun error occurrence is retained, but data received following the overrun error occurrence is lost. When the ORER flag is set to 1, subsequent serial reception cannot be performed.

[Clearing condition]

- When 0 is written to the ORER flag after reading ORER = 1

When setting the ORER flag to 0 to complete the interrupt handling, refer to section 14.5.2, Level Detection.

Even when the SCR.RE bit is set to 0, the ORER flag is not affected and retains its previous value.

RDRF Flag (Receive Data Full Flag)

Indicates whether the RDR register has received data.

[Setting condition]

- When data has been received normally, and transferred from the RSR register to the RDR register

[Clearing condition]

- When data is read from the RDR register

TDRE Flag (Transmit Data Empty Flag)

Indicates whether the TDR register has data to be transmitted.

[Setting condition]

- When data is transferred from the TDR register to the TSR register

[Clearing condition]

- When data is written to the TDR register

(3) Non-Smart Card Interface Mode and FIFO Mode (SCMR.SMIF = 0 and FCR.FM = 1)

Address(es): SCI11.SSRFIFO 000D 0004h

	b7	b6	b5	b4	b3	b2	b1	b0
	TDFE	RDF	ORER	FER	PER	TEND	—	DR
Value after reset	1	0	0	0	0	1	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DR	Receive Data Ready Flag*1	0: Reception in progress, or receive FIFO is empty 1: Reception completed, and number of data in the receive FIFO is less than the threshold value	R/(W) *2
b1	—	Reserved	The read value is undefined. The write value should be 1	R/W
b2	TEND	Transmit End Flag	0: A character is being transmitted 1: Character transfer has been completed	R/(W) *2
b3	PER	Parity Error Flag	0: No parity error occurred 1: A parity error has occurred	R/(W) *2
b4	FER	Framing Error Flag	0: No framing error occurred 1: A framing error has occurred	R/(W) *2
b5	ORER	Overrun Error Flag	0: No overrun error occurred 1: An overrun error has occurred	R/(W) *2
b6	RDF	Receive FIFO Full Flag	0: The number of data stored in the receive FIFO is less than the threshold value 1: The number of data stored in the receive FIFO is equal to or greater than the threshold value	R/(W) *2
b7	TDFE	Transmit FIFO Empty Flag	0: The number of data stored in the transmit FIFO is greater than the threshold value 1: The number of data stored in the transmit FIFO is equal to or less than the threshold value	R/(W) *2

Note 1. This flag is only enabled in asynchronous mode. This flag does not become 1 in clock synchronous mode.

Note 2. This flag can only be written to 0 to clear the flag. To clear this flag, confirm that the flag is 1 and then set it to 0.

DR Flag (Receive Data Ready Flag)

After receiving data, this flag indicates when 15 etus (Elementary Time Unit: time required to transmit a single bit) have elapsed since the number of data stored in the receive FIFO has dropped to less than the threshold value (FCR.RTRG[3:0]).

[Setting condition]

- When the last received data has neither framing nor parity error, and the number of data in the receive FIFO is less than the threshold value at the time that data is transferred from the RSR register, and the next data is not yet fully received even after 15 etus have elapsed since the last stop bit.

[Clearing condition]

- When 0 is written to the DR flag, after all data in the receive FIFO is read and the DR flag is confirmed to be 1.
- When the FCR.FM bit is changed from 0 to 1.

When the FCR.DRES bit is 1 (ERI interrupt), refer to section 14.5.2, Level Detection when setting the DR flag to 0 to exit from the interrupt handling routine.

TEND Flag (Transmit End Flag)

This flag indicates that transmission has completed.

[Setting condition]

- When transmitting the last bit of a transmit character, and there is no transmit data in the FTDR register.

[Clearing condition]

- When the SCR.TE bit is 1 and transmit data is written to the FTDR register.
- When the SCR.TE bit is 1, and 0 is written to the TEND flag after it is confirmed to be 1.
- When the FCR.FM bit is changed from 0 to 1.

PER Flag (Parity Error Flag)

In asynchronous mode when data match detection is disabled, this flag indicates that a parity error was detected for data in the receive FIFO.

[Setting condition]

- When data match detection is disabled, and a parity error is detected in the received data.

[Clearing condition]

- When 0 is written to the PER flag after it is confirmed to be 1.

When setting the PER flag to 0 to exit from the interrupt handling routine, refer to [section 14.5.2, Level Detection](#).

Unlike in non-FIFO mode, the receive operation continues even after a parity error is detected in the receive data.

Even when the SCR.RE bit is set to 0 (serial reception is disabled), the PER flag is not affected and retains its previous value.

FER Flag (Framing Error Flag)

In asynchronous mode when data match detection is disabled, this flag indicates that a framing error was detected for data in the receive FIFO.

[Setting condition]

- When the stop bit of the received data is 0 while data match detection is disabled.

[Clearing condition]

- When 0 is written to the FER flag after it is confirmed to be 1.

When setting the FER flag to 0 to exit from the interrupt handling routine, refer to [section 14.5.2, Level Detection](#).

Unlike in non-FIFO mode, the receive operation continues even after a framing error is detected in the receive data.

Even when the SCR.RE bit is set to 0, the FER flag is not affected and retains its previous value.

ORER Flag (Overrun Error Flag)

This flag indicates that an overrun error has occurred during reception and the reception ends abnormally

[Setting condition]

- When the receive FIFO has 16 frames of data, and the next data reception has completed.

[Clearing condition]

- When 0 is written to the ORER flag after it is confirmed to be 1.

When setting the ORER flag to 0 to exit from the interrupt handling routine, refer to [section 14.5.2, Level Detection](#).

Even when the SCR.RE bit is set to 0, the ORER flag is not affected and retains its previous value.

RDF Flag (Receive FIFO Full Flag)

This flag indicates when the number of data stored in the receive FIFO is equal to or greater than the threshold value (FCR.RTRG[3:0]).

[Setting condition]

- When the data stored in the receive FIFO becomes equal to or greater than the threshold value.

[Clearing condition]

- When 0 is written to the RDF flag after it is confirmed to be 1.
- When the receive FIFO contains fewer receive data than the receive FIFO threshold value on completion of DTC or DMA transfer to read receive data from the FRDR register.

When the conditions for this flag to become 0 and 1 occur simultaneously, the RDF flag initially becomes 0. At this time, if the data stored in the receive FIFO is equal to or greater than the threshold value, the RDF flag becomes 1 after 1 PCLK.

TDFE Flag (Transmit FIFO Empty Flag)

This flag indicates that data has been transferred from the transmit FIFO to the TSR register, and the number of data remaining in the transmit FIFO is equal to or less than the threshold value (FCR.TTRG[3:0]).

[Setting condition]

- When the SCR.TE bit is 0.
- When the data stored in the transmit FIFO becomes equal to or less than the threshold value.

[Clearing condition]

- When the transmit FIFO contains more transmit data than the transmit FIFO threshold value on completion of DTC or DMA transfer to write transmit data to the FTDR register.
- When 0 is written to the TDFE flag after it is confirmed to be 1.

When the SCR.TE bit is set to 0, the TDFE flag becomes 1 regardless of any other condition. In all other cases, when the conditions for this flag to become 1 and 0 occur simultaneously, the TDFE flag initially becomes 0. At this time, if the data stored in the transmit FIFO is equal to or less than the threshold value, the TDFE flag becomes 1 after 1 PCLK.

To enable use of DMA or DTC transfer, do not write 0 to the TDFE flag.

32.2.12 Smart Card Mode Register (SCMR)

Address(es): SCI1.SCMR 0008 A026h, SCI5.SCMR 0008 A0A6h, SCI6.SCMR 0008 A0C6h, SCI8.SCMR 0008 A106h, SCI9.SCMR 0008 A126h, SCI11.SCMR 000D 0006h, SCI12.SCMR 0008 B306h, SMC11.SCMR 0008 A026h, SMC15.SCMR 0008 A0A6h, SMC16.SCMR 0008 A0C6h, SMC18.SCMR 0008 A106h, SMC19.SCMR 0008 A126h, SMC111.SCMR 000D 0006h, SMC112.SCMR 0008 B306h

b7	b6	b5	b4	b3	b2	b1	b0
BCP2	—	—	CHR1	SDIR	SINV	—	SMIF

Value after reset: 1 1 1 1 0 0 1 0

Bit	Symbol	Bit Name	Description	R/W
b0	SMIF	Smart Card Interface Mode Select	0: Non-smart card interface mode (Asynchronous mode, clock synchronous mode, simple SPI mode, or simple I ² C mode) 1: Smart card interface mode	R/W*1
b1	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b2	SINV	Transmitted/Received Data Invert*2, *3	0: Data bits in the TDR register are transferred to the TSR register as they are. Data bits in the RSR register are transferred to the RDR register as they are. 1: Data bits in the TDR register are transferred to the TSR register with inverting. Data bits in the RSR register are transferred to the RDR register with inverting.	R/W*1
b3	SDIR	Transmitted/Received Data Transfer Direction*2, *4	0: Transfer with LSB first 1: Transfer with MSB first	R/W*1
b4	CHR1	Character Length 1*5	Selects in combination with the SMR.CHR bit. CHR1 CHR 0 0: Transmit/receive in 9-bit data length 0 1: Transmit/receive in 9-bit data length 1 0: Transmit/receive in 8-bit data length (initial value) 1 1: Transmit/receive in 7-bit data length*6	R/W*1
b6, b5	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b7	BCP2	Base Clock Pulse 2	Selects the number of base clock cycles in combination with the SMR.BCP[1:0] bits. Table 32.10 lists the combinations of the SCMR.BCP2 bit and SMR.BCP[1:0] bits.	R/W*1

Note 1. Writable only when the SCR.TE bit is 0 and the SCR.RE bit is 0 (both serial transmission and reception are disabled).

Note 2. This bit can be used in the smart card interface mode, asynchronous mode (multi-processor mode), clock synchronous mode, and simple SPI mode.

Note 3. Set this bit to 0 if operation is to be in simple I²C mode.

Note 4. Set this bit to 1 if operation is to be in simple I²C mode.

Note 5. This bit is only valid in asynchronous mode. The setting is invalid and a fixed data length of 8 bits is used in modes other than asynchronous mode.

Note 6. LSB first should be selected and the value of MSB (b7) in the TDR register cannot be transmitted.

SMIF Bit (Smart Card Interface Mode Select)

When this bit is set to 1, smart card interface mode is selected.

When this bit is set to 0, non-smart card interface mode, i.e., asynchronous mode (including multi-processor mode), clock synchronous mode, simple SPI mode, or simple I²C mode is selected.

SINV Bit (Transmitted/Received Data Invert)

This bit is used to invert the logic level of the data bits when the data is transferred between data register and shift register. This bit does not affect the logic level of the parity bit. To invert the parity bit, invert the SMR.PM bit.

CHR1 Bit (Character Length 1)

Selects the data length of transmit/receive data.

Selects in combination with the SMR.CHR bit.

A fixed data length of 8 bits is used in modes other than asynchronous mode.

BCP2 Bit (Base Clock Pulse 2)

Selects the number of base clock cycles in a 1-bit data transfer time in smart card interface mode. Set this bit in combination with the SMR.BCP[1:0] bits.


Table 32.10 Combinations of the SCMR.BCP2 Bit and SMR.BCP[1:0] Bits

SCMR.BCP2 Bit	SMR.BCP[1:0] Bits		Number of Base Clock Cycles for 1-Bit Transfer Period
0	0	0	93 clock cycles (S = 93)* ¹
0	0	1	128 clock cycles (S = 128)* ¹
0	1	0	186 clock cycles (S = 186)* ¹
0	1	1	512 clock cycles (S = 512)* ¹
1	0	0	32 clock cycles (S = 32)* ¹ (Initial Value)
1	0	1	64 clock cycles (S = 64)* ¹
1	1	0	372 clock cycles (S = 372)* ¹
1	1	1	256 clock cycles (S = 256)* ¹

Note 1. S is the value of S in the BRR register (refer to section 32.2.13, Bit Rate Register (BRR)).

32.2.13 Bit Rate Register (BRR)

Address(es): SCI1.BRR 0008 A021h, SCI5.BRR 0008 A0A1h, SCI6.BRR 0008 A0C1h, SCI8.BRR 0008 A101h, SCI9.BRR 0008 A121h, SCI11.BRR 000D 0001h, SCI12.BRR 0008 B301h



The BRR register is an 8-bit register that adjusts the bit rate.

As each SCI channel has independent baud rate generator control, different bit rates can be set for each. Table 32.11 and Table 32.12 shows the relationship between the setting (N) in the BRR register and the bit rate (B) for normal asynchronous mode, multi-processor communication, clock synchronous mode, smart card interface mode, simple SPI mode, and simple I²C mode.

For SCI11, do not set the BRR register to 00h when the SMR.CM bit is 1 (clock synchronous mode or simple SPI mode), the FCR.FM bit is 1 (FIFO mode), and the SMR.CKS[1:0] bits are 00b (PCLK).

The BRR register is writable only when the TE and RE bits in the SCR register are 0.

Table 32.11 Relationship between N Setting in the BRR Register and Bit Rate B (for SCI1, SCI5, SCI6, SCI8, SCI9, and SCI11)

Mode	SEMR Settings			BRR Setting	Error (%)
	BGDM bit	ABCS bit	ABCSE bit		
Asynchronous, multi-processor communication	0	0	0	$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 64 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
	0	1	0	$N = \frac{PCLK \times 10^6}{32 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 32 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
	1	0	0		
	1	1	0	$N = \frac{PCLK \times 10^6}{16 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 16 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
	0 or 1	0 or 1	1	$N = \frac{PCLK \times 10^6}{12 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 12 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
Clock synchronous, simple SPI				$N = \frac{PCLK \times 10^6}{8 \times 2^{2n-1} \times B} - 1$	
Smart card interface				$N = \frac{PCLK \times 10^6}{S \times 2^{2n+1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times S \times 2^{2n+1} \times (N+1)} - 1 \right\} \times 100$
Simple I ² C*1				$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times B} - 1$	

B: Bit rate (bps)

N: BRR setting for on-chip baud rate generator (0 ≤ N ≤ 255)

PCLK: Operating frequency (MHz)

n and S: Determined by the settings of the SMR and SCMR registers as listed in Table 32.14 and Table 32.15.

Note 1. Adjust the bit rate so that the widths at high and low level of the SCL output in simple I²C mode satisfy the I²C-bus standard.

Table 32.12 Relationship between N Setting in the BRR Register and Bit Rate B (for SCI12)

Mode	SEMR Settings		BRR Setting	Error (%)
	BGDM bit	ABCS bit		
Asynchronous, multi-processor communication	0	0	$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 64 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
	0	1	$N = \frac{PCLK \times 10^6}{32 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 32 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
	1	0		
	1	1	$N = \frac{PCLK \times 10^6}{16 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 16 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
Clock synchronous, simple SPI			$N = \frac{PCLK \times 10^6}{8 \times 2^{2n-1} \times B} - 1$	
Smart card interface			$N = \frac{PCLK \times 10^6}{S \times 2^{2n+1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times S \times 2^{2n+1} \times (N+1)} - 1 \right\} \times 100$
Simple I ² C*1			$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times B} - 1$	

B: Bit rate (bps)

N: BRR setting for on-chip baud rate generator (0 ≤ N ≤ 255)

PCLK: Operating frequency (MHz)

n and S: Determined by the settings of the SMR and SCMR registers as listed in Table 32.14 and Table 32.15.

Note 1. Adjust the bit rate so that the widths at high and low level of the SCL output in simple I²C mode satisfy the I²C-bus standard.

Table 32.13 Calculating Widths at High and Low Level for SCL

Mode	SCL	Formula (Result in Seconds)
I ² C	High period (minimum value)	$(N+1) \times 4 \times 2^{2n-1} \times 7 \times \frac{1}{PCLK \times 10^6}$
	Low period (minimum value)	$(N+1) \times 4 \times 2^{2n-1} \times 8 \times \frac{1}{PCLK \times 10^6}$

Table 32.14 Clock Source Settings

SMR.CKS[1:0] Bit Setting	Clock Source	n
0 0	PCLK	0
0 1	PCLK/4	1
1 0	PCLK/16	2
1 1	PCLK/64	3

Table 32.15 Base Clock Settings in Smart Card Interface Mode

SCMR.BCP2 Bit Setting	SMR.BCP[1:0] Bit Setting	Base Clock Cycles for 1-bit Period	S
0	0 0	93 clock cycles	93
0	0 1	128 clock cycles	128
0	1 0	186 clock cycles	186
0	1 1	512 clock cycles	512
1	0 0	32 clock cycles	32
1	0 1	64 clock cycles	64
1	1 0	372 clock cycles	372
1	1 1	256 clock cycles	256

Table 32.16 lists examples of N settings in the BRR register in normal asynchronous mode. Table 32.18 lists the maximum bit rate settable for each operating frequency. Examples of BRR (N) settings in clock synchronous mode and simple SPI mode are listed in Table 32.21. Examples of BRR (N) settings in smart card interface mode are listed in Table 32.23. Examples of BRR (N) settings in simple I²C mode are listed in Table 32.25. In smart card interface mode, the number of base clock cycles S in a 1-bit data transfer time can be selected. For details, refer to section 32.6.4, Receive Data Sampling Timing and Reception Margin. Table 32.19 and Table 32.22 list the maximum bit rates with external clock input.

When either the SEMR.ABCS or BGDM bit is set to 1 in asynchronous mode, the bit rate becomes twice that listed in Table 32.16. When both of those bits are set to 1, the bit rate becomes four times the listed value.

Table 32.16 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode)

Bit Rate (bps)	Operating Frequency PCLK (MHz)														
	8			9.8304			10			12			12.288		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	141	0.03	2	174	-0.26	2	177	-0.25	2	212	0.03	2	217	0.08
150	2	103	0.16	2	127	0.00	2	129	0.16	2	155	0.16	2	159	0.00
300	1	207	0.16	1	255	0.00	2	64	0.16	2	77	0.16	2	79	0.00
600	1	103	0.16	1	127	0.00	1	129	0.16	1	155	0.16	1	159	0.00
1200	0	207	0.16	0	255	0.00	1	64	0.16	1	77	0.16	1	79	0.00
2400	0	103	0.16	0	127	0.00	0	129	0.16	0	155	0.16	0	159	0.00
4800	0	51	0.16	0	63	0.00	0	64	0.16	0	77	0.16	0	79	0.00
9600	0	25	0.16	0	31	0.00	0	32	-1.36	0	38	0.16	0	39	0.00
19200	0	12	0.16	0	15	0.00	0	15	1.73	0	19	-2.34	0	19	0.00
31250	0	7	0.00	0	9	-1.70	0	9	0.00	0	11	0.00	0	11	2.40
38400	—	—	—	0	7	0.00	0	7	1.73	0	9	-2.34	0	9	0.00

Bit Rate (bps)	Operating Frequency PCLK (MHz)														
	14			16			17.2032			18			19.6608		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	248	-0.17	3	70	0.03	3	75	0.48	3	79	-0.12	3	86	0.31
150	2	181	0.16	2	207	0.16	2	223	0.00	2	233	0.16	2	255	0.00
300	2	90	0.16	2	103	0.16	2	111	0.00	2	116	0.16	2	127	0.00
600	1	181	0.16	1	207	0.16	1	223	0.00	1	233	0.16	1	255	0.00
1200	1	90	0.16	1	103	0.16	1	111	0.00	1	116	0.16	1	127	0.00
2400	0	181	0.16	0	207	0.16	0	223	0.00	0	233	0.16	0	255	0.00
4800	0	90	0.16	0	103	0.16	0	111	0.00	0	116	0.16	0	127	0.00
9600	0	45	-0.93	0	51	0.16	0	55	0.00	0	58	-0.69	0	63	0.00
19200	0	22	-0.93	0	25	0.16	0	27	0.00	0	28	1.02	0	31	0.00
31250	0	13	0.00	0	15	0.00	0	16	1.20	0	17	0.00	0	19	-1.70
38400	—	—	—	0	12	0.16	0	13	0.00	0	14	-2.34	0	15	0.00

Bit Rate (bps)	Operating Frequency PCLK (MHz)														
	20			25			30			33			40		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	88	-0.25	3	110	-0.02	3	132	0.13	3	145	0.33	3	177	-0.25
150	3	64	0.16	3	80	0.47	3	97	-0.35	3	106	0.39	3	129	0.16
300	2	129	0.16	2	162	-0.15	2	194	0.16	2	214	-0.07	3	64	0.16
600	2	64	0.16	2	80	0.47	2	97	-0.35	2	106	0.39	2	129	0.16
1200	1	129	0.16	1	162	-0.15	1	194	0.16	1	214	-0.07	2	64	0.16
2400	1	64	0.16	1	80	0.47	1	97	-0.35	1	106	0.39	1	129	0.16
4800	0	129	0.16	0	162	-0.15	0	194	0.16	0	214	-0.07	1	64	0.16
9600	0	64	0.16	0	80	0.47	0	97	-0.35	0	106	0.39	0	129	0.16
19200	0	32	-1.36	0	40	-0.76	0	48	-0.35	0	53	-0.54	0	64	0.16
31250	0	19	0.00	0	24	0.00	0	29	0.00	0	32	0.00	0	39	0.00
38400	0	15	1.73	0	19	1.73	0	23	1.73	0	26	-0.54	0	32	-1.36

Bit Rate (bps)	Operating Frequency PCLK (MHz)								
	50			60			120*1		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	221	-0.02						
150	3	162	-0.15	3	194	0.16			
300	3	80	0.47	3	97	-0.35	3	194	0.16
600	2	162	-0.15	3	48	-0.35	3	97	-0.35
1200	2	80	0.47	2	97	-0.35	3	48	-0.35
2400	1	162	-0.15	2	48	-0.35	2	97	-0.35
4800	1	80	0.47	1	97	-0.35	2	48	-0.35
9600	0	162	-0.15	1	48	-0.35	1	97	-0.35
19200	0	80	0.47	0	97	-0.35	1	48	-0.35
31250	0	49	0.00	0	59	0.00	0	119	0.00
38400	0	40	-0.76	0	48	-0.35	0	97	-0.35

Note: This is an example when the ABCS, ABCSE, and BGDM bits in the SEMR register are 0.
 When either the ABCS bit or BGDM bit is set to 1, the bit rate doubles.
 When both ABCS and BGDM bits in the SEMR register are set to 1, the bit rate increases four times.
 When the ABCSE bit is set to 1, the bit rate increases 16/3 times.

Note 1. Supported by SCI11 only.

Table 32.17 Maximum Bit Rate for Each Operating Frequency (Asynchronous Mode) (for SCI1, SCI5, SCI6, SCI8, SCI9, and SCI11)

PCLK (MHz)	SEMR Settings					Maximum Bit Rate (bps)	PCLK (MHz)	SEMR Settings					Maximum Bit Rate (bps)
	BGDM Bit	ABCS Bit	ABCSE Bit	n	N			BGDM Bit	ABCS Bit	ABCSE Bit	n	N	
8	0	0	0	0	0	250000	19.6608	0	0	0	0	0	614400
		1	0	0	0	500000			1	0	0	0	1228800
	1	0	0	0	0	1000000		1	0	0	0	0	2457600
		1	0	0	0				0	0	0		
9.8304	0	0	0	0	0	307200	20	0	0	0	0	0	625000
		1	0	0	0	614400			1	0	0	0	1250000
	1	0	0	0	0	1228800		1	0	0	0	0	2500000
		1	0	0	0				0	0			
10	0	0	0	0	0	312500	25	0	0	0	0	0	781250
		1	0	0	0	625000			1	0	0	0	1562500
	1	0	0	0	0	1250000		1	0	0	0	0	3125000
		1	0	0	0				0	0			
12	0	0	0	0	0	375000	30	0	0	0	0	0	937500
		1	0	0	0	750000			1	0	0	0	1875000
	1	0	0	0	0	1500000		1	0	0	0	0	3750000
		1	0	0	0				0	0			
12.288	0	0	0	0	0	384000	33	0	0	0	0	0	1031250
		1	0	0	0	768000			1	0	0	0	2062500
	1	0	0	0	0	1536000		1	0	0	0	0	4125000
		1	0	0	0				0	0			
14	0	0	0	0	0	437500	40	0	0	0	0	0	1250000
		1	0	0	0	875000			1	0	0	0	2500000
	1	0	0	0	0	1750000		1	0	0	0	0	5000000
		1	0	0	0				0	0			
16	0	0	0	0	0	500000	50	0	0	0	0	0	1562500
		1	0	0	0	1000000			1	0	0	0	3125000
	1	0	0	0	0	2000000		1	0	0	0	0	6250000
		1	0	0	0				0	0			
17.2032	0	0	0	0	0	537600	60	0	0	0	0	0	1875000
		1	0	0	0	1075200			1	0	0	0	3750000
	1	0	0	0	0	2150400		1	0	0	0	0	7500000
		1	0	0	0				0	0			
18	0	0	0	0	0	562500	120*1	0	0	0	0	0	3750000
		1	0	0	0	1125000			1	0	0	0	7500000
	1	0	0	0	0	2250000		1	0	0	0	0	15000000
		1	0	0	0				0	0			
17.2032	0	0	0	0	0	2867200	60	0	0	0	0	0	10000000
		1	0	0	0	5634400			1	0	0	0	20000000
	1	0	0	0	0	11268800		1	0	0	0	0	22500000
		1	0	0	0				0	0			

Note 1. Supported by SCI11 only.

Table 32.18 Maximum Bit Rate for Each Operating Frequency (Asynchronous Mode) (for SCI12)

PCLK (MHz)	SEMR Settings				Maximum Bit Rate (bps)	PCLK (MHz)	SEMR Settings				Maximum Bit Rate (bps)
	BGDM Bit	ABCS Bit	n	N			BGDM Bit	ABCS Bit	n	N	
8	0	0	0	0	250000	19.6608	0	0	0	0	614400
		1	0	0	500000			1	0	0	1228800
	1	0	0	0			1	0	0	0	
		1	0	0	1000000			1	0	0	2457600
9.8304	0	0	0	0	307200	20	0	0	0	0	625000
		1	0	0	614400			1	0	0	1250000
	1	0	0	0			1	0	0	0	
		1	0	0	1228800			1	0	0	2500000
10	0	0	0	0	312500	25	0	0	0	0	781250
		1	0	0	625000			1	0	0	1562500
	1	0	0	0			1	0	0	0	
		1	0	0	1250000			1	0	0	3125000
12	0	0	0	0	375000	30	0	0	0	0	937500
		1	0	0	750000			1	0	0	1875000
	1	0	0	0			1	0	0	0	
		1	0	0	1500000			1	0	0	3750000
12.288	0	0	0	0	384000	33	0	0	0	0	1031250
		1	0	0	768000			1	0	0	2062500
	1	0	0	0			1	0	0	0	
		1	0	0	1536000			1	0	0	4125000
14	0	0	0	0	437500	40	0	0	0	0	1250000
		1	0	0	875000			1	0	0	2500000
	1	0	0	0			1	0	0	0	
		1	0	0	1750000			1	0	0	5000000
16	0	0	0	0	500000	50	0	0	0	0	1562500
		1	0	0	1000000			1	0	0	3125000
	1	0	0	0			1	0	0	0	
		1	0	0	2000000			1	0	0	6250000
17.2032	0	0	0	0	537600	60	0	0	0	0	1875000
		1	0	0	1075200			1	0	0	3750000
	1	0	0	0			1	0	0	0	
		1	0	0	2150400			1	0	0	7500000
18	0	0	0	0	562500						
		1	0	0	1125000						
	1	0	0	0							
		1	0	0	2250000						

Table 32.19 Maximum Bit Rate with External Clock Input (Asynchronous Mode)

PCLK (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bps)	
		SEMR.ABCS Bit = 0	SEMR.ABCS Bit = 1
8	2.0000	125000	250000
9.8304	2.4576	153600	307200
10	2.5000	156250	312500
12	3.0000	187500	375000
12.288	3.0720	192000	384000
14	3.5000	218750	437500
16	4.0000	250000	500000
17.2032	4.3008	268800	537600
18	4.5000	281250	562500
19.6608	4.9152	307200	614400
20	5.0000	312500	625000
25	6.2500	390625	781250
30	7.5000	468750	937500
33	8.2500	515625	1031250
40	10.0000	625000	1250000
50	12.5000	781250	1562500
60	15.0000	937500	1875000
120*1	30.0000	1875000	3750000

Note 1. Supported by SCI11 only.

Table 32.20 Maximum Bit Rate with TMR Clock Input (Asynchronous Mode)

PCLK (MHz)	TMR Clock (MHz)	Maximum Bit Rate (bps)	
		SEMR.ABCS Bit = 0	SEMR.ABCS Bit = 1
8	4	250000	500000
9.8304	4.9152	307200	614400
10	5	312500	625000
12	6	375000	750000
12.288	6.144	384000	768000
14	7	437500	875000
16	8	500000	1000000
17.2032	8.6016	537600	1075200
18	9	562500	1125000
19.6608	9.8304	614400	1228800
20	10	625000	1250000
25	12.5	781250	1562500
30	15	937500	1875000
33	16.5	1031250	2062500
40	20	1250000	2500000
50	25	1562500	3125000
60	30	1875000	3750000

Table 32.21 BRR Settings for Various Bit Rates (Clock Synchronous Mode, Simple SPI Mode)

Bit Rate (bps)	Operating Frequency PCLK (MHz)																					
	8		10		16		20		25		30		33		40		50		60		120*1	
	n	N	n	N	n	N	n	N	n	N	n	N	n	N	n	N	n	N	n	N	n	N
110																						
250	3	124	3	155	3	249																
500	2	249	3	77	3	124	3	155	3	194	3	233	3	255								
1 k	2	124	2	155	2	249	3	77	3	97	3	116	3	128	3	155	3	194	3	233		
2.5 k	1	199	1	249	2	99	2	124	2	155	2	187	2	205	2	249	3	77	3	93	3	187
5 k	1	99	1	124	1	199	1	249	2	77	2	93	2	102	2	124	2	155	3	46	3	93
10 k	0	199	0	249	1	99	1	124	1	155	1	187	1	205	1	249	2	77	2	93	3	46
25 k	0	79	0	99	0	159	0	199	0	249	1	74	1	82	1	99	1	124	1	149	2	74
50 k	0	39	0	49	0	79	0	99	0	124	0	149	0	164	1	49	1	61	1	74	1	149
100 k	0	19	0	24	0	39	0	49	0	62	0	74	0	82	0	99	0	124	0	149	1	74
250 k	0	7	0	9	0	15	0	19	0	24	0	29	0	32	0	39	0	49	0	59	1	29
500 k	0	3	0	4	0	7	0	9	—	—	0	14	—	—	0	19	0	24	0	29	1	14
1 M	0	1			0	3	0	4	—	—			—	—	0	9	—	—	0	14	0	29
2.5 M			0	0*2			0	1			0	2			0	3	0	4	0	5	0	11
5 M							0	0*2							0	1			0	2	0	5
7.5 M											0	0*2							0	1	0	3

Blank cell: Cannot be set since the bit rate error exceeds 5%.

—: Can be set, but a bit rate error of 1 to 5% will occur.

Note 1. Supported by SCI11 only.

Note 2. For SCI11, this setting cannot be used when the FCR.FM bit is 1 (FIFO mode).

When this setting is used while the FCR.FM bit is 0 (non-FIFO mode) or with other channel, continuous transmission or reception is not possible. After transmitting/receiving one frame of data, there is an interval of a 1-bit period before starting transmitting/receiving the next frame of data. The output of the synchronization clock is stopped for a 1-bit period. For this reason, it takes 9 bits worth of time to transfer one frame (8 bits) of data, and the average transfer rate is 8/9 times the bit rate.

Table 32.22 Maximum Bit Rate with External Clock Input (Clock Synchronous Mode, Simple SPI Mode)

PCLK (MHz)	External Input Clock (MHz)	Maximum Bit Rate (Mbps)
8	1.3333	1.3333
10	1.6667	1.6667
12	2.0000	2.0000
14	2.3333	2.3333
16	2.6667	2.6667
18	3.0000	3.0000
20	3.3333	3.3333
25	4.1667	4.1667
30	5.0000	5.0000
33	5.5000	5.5000
40	6.6667	6.6667
50	8.3333	8.3333
60	10.0000	10.0000
120*1	20.0000	20.0000

Note 1. Supported by SCI11 only.

Table 32.23 BRR Settings for Various Bit Rates (Smart Card Interface Mode, n = 0, S = 372)

Bit Rate (bps)	PCLK (MHz)	n	N	Error (%)
9600	7.1424	0	0	0.00
	10.00	0	1	-30.00
	10.7136	0	1	-25.00
	13.00	0	1	-8.99
	14.2848	0	1	0.00
	16.00	0	1	12.01
	18.00	0	2	-15.99
	20.00	0	2	-6.66
	25.00	0	3	-12.49
	30.00	0	3	5.01
	33.00	0	4	-7.59
	40.00	0	5	-6.66
	50.00	0	6	0.01
	60.00	0	7	5.01
	120.00*1	0	16	-1.17

Note 1. Supported by SCI11 only.

Table 32.24 Maximum Bit Rate for Each Operating Frequency (Smart Card Interface Mode, S = 32)

PCLK (MHz)	Maximum Bit Rate (bps)	n	N
10.00	156250	0	0
10.7136	167400	0	0
13.00	203125	0	0
16.00	250000	0	0
18.00	281250	0	0
20.00	312500	0	0
25.00	390625	0	0
30.00	468750	0	0
33.00	515625	0	0
40.00	625000	0	0
50.00	781250	0	0
60.00	937500	0	0
120.00*1	1875000	0	0

Note 1. Supported by SCI11 only.

Table 32.25 BRR Settings for Various Bit Rates (Simple I²C Mode)

Bit Rate (bps)	Operating Frequency PCLK (MHz)														
	8			10			16			20			25		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
10 k	0	24	0.0	0	31	-2.3	1	12	-3.8	1	15	-2.3	1	19	-2.3
25 k	0	9	0.0	0	12	-3.8	1	4	0.0	1	6	-10.7	1	7	-2.3
50 k	0	4	0.0	0	6	-10.7	1	2	-16.7	1	3	-21.9	1	3	-2.3
100 k	0	2	-16.7	0	3	-21.9	0	4	0.0	0	6	-10.7	1	1	-2.3
250 k	0	0	0.0	0	1	-37.5	0	1	0.0	0	2	-16.7	0	3	-21.9
350 k										0	1	-10.7	0	2	-25.6

Bit Rate (bps)	Operating Frequency PCLK (MHz)														
	30			33			40			50			60		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
10 k	1	23	-2.3	1	25	-0.8	0	124	0.00	2	9	-2.3	1	46	-0.27
25 k	1	9	-6.3	1	10	-6.3	0	40	0.00	2	3	-2.3	0	74	0.00
50 k	1	4	-6.3	1	5	-14.1	0	24	0.00	2	1	-2.3	0	37	-1.32
100 k	1	2	-21.9	1	2	-14.1	0	12	-3.85	1	3	-2.3	0	18	-1.32
250 k	0	3	-6.3	0	4	-17.5	0	4	0.00	0	6	-10.7	0	7	-6.25
350 k	0	2	-10.7	0	2	-1.8	0	3	-10.71	0	4	-10.7	0	4	7.14

Bit Rate (bps)	Operating Frequency PCLK (MHz)		
	n	N	Error (%)
	120*1		
10 k	1	93	-0.27
25 k	0	149	0.00
50 k	0	74	0.00
100 k	0	37	-1.31
250 k	0	14	0.00
350 k	0	10	-2.60

Note 1. Supported by SCI11 only.

Table 32.26 Minimum Widths at High and Low Level for SCL at Various Bit Rates (Simple I²C Mode)

Bit Rate (bps)	Operating Frequency PCLK (MHz)											
	8			10			16			20		
	n	N	Min. Widths at High/Low Level for SCL (μs)	n	N	Min. Widths at High/Low Level for SCL (μs)	n	N	Min. Widths at High/Low Level for SCL (μs)	n	N	Min. Widths at High/Low Level for SCL (μs)
10 k	0	24	43.75/50.00	0	31	44.80/51.20	1	12	45.50/52.00	1	15	44.80/51.20
25 k	0	9	17.50/20.00	0	12	18.20/20.80	1	4	17.50/20.00	1	6	19.60/22.40
50 k	0	4	8.75/10.00	0	6	9.80/11.20	1	2	10.50/12.00	1	3	11.20/12.80
100 k	0	2	5.25/6.00	0	3	5.60/6.40	0	4	4.37/5.00	0	6	4.90/5.60
250 k	0	0	1.75/2.00	0	1	2.80/3.20	0	1	1.75/2.00	0	2	2.10/2.40
350 k										0	1	1.40/1.60


Bit Rate (bps)	Operating Frequency PCLK (MHz)											
	25			30			33			40		
	n	N	Min. Widths at High/Low Level for SCL (μs)	n	N	Min. Widths at High/Low Level for SCL (μs)	n	N	Min. Widths at High/Low Level for SCL (μs)	n	N	Min. Widths at High/Low Level for SCL (μs)
10 k	1	19	44.80/51.20	1	23	44.80/51.20	1	25	44.12/50.42	1	32	46.20/52.80
25 k	1	7	17.92/20.48	1	9	18.66/21.33	1	10	18.66/21.33	1	12	18.20/20.80
50 k	1	3	8.96/10.24	1	4	9.33/10.66	1	5	10.18/11.63	1	6	9.80/11.20
100 k	1	1	4.48/5.12	1	2	5.60/6.40	1	2	5.09/5.81	0	13	4.90/5.60
250 k	0	3	2.24/2.56	0	3	1.86/2.13	0	4	2.12/2.42	0	4	1.75/2.00
350 k	0	2	1.68/1.92	0	2	1.40/1.60	0	2	1.27/1.45	0	3	1.40/1.60

Bit Rate (bps)	Operating Frequency PCLK (MHz)								
	50			60			120*1		
	n	N	Min. Widths at High/Low Level for SCL (μs)	n	N	Min. Widths at High/Low Level for SCL (μs)	n	N	Min. Widths at High/Low Level for SCL (μs)
10 k	2	9	44.80/51.20	1	47	44.80/51.20	1	93	43.87/50.13
25 k	2	3	17.92/20.48	0	74	17.50/20.00	0	149	17.50/20.00
50 k	2	1	8.96/10.24	0	37	8.87/10.13	0	74	8.75/10.00
100 k	1	3	4.48/5.12	0	18	4.43/5.07	0	37	4.43/5.07
250 k	0	6	1.96/2.24	0	7	1.87/2.13	0	15	1.87/2.13
350 k	0	4	1.40/1.60	0	5	1.40/1.60	0	10	1.28/1.47

Note 1. Supported by SCi11 only.

32.2.14 Modulation Duty Register (MDDR)

Address(es): SCI1.MDDR 0008 A032h, SCI5.MDDR 0008 A0B2h, SCI6.MDDR 0008 A0D2h, SCI8.MDDR 0008 A112h, SCI9.MDDR 0008 A132h, SCI11.MDDR 000D 0012h, SCI12.MDDR 0008 B312h



The MDDR register corrects the bit rate adjusted by the BRR register.

When the SEMR.BRME bit is set to 1, the bit rate generated by the on-chip baud rate generator is evenly corrected according to the settings of the MDDR register (M/256). The relationship between the MDDR register setting (M) and the bit rate (B) is given in Table 32.27 and Table 32.28.

The range of the value that can be set in the MDDR register is from 80h to FFh. A value other than these cannot be set. The MDDR register is writable only when the TE and RE bits in the SCR register are 0.

Table 32.27 Relationship between MDDR Setting (M) and Bit Rate (B) When Bit Rate Modulation Function is Used (for SCI1, SCI5, SCI6, SCI8, SCI9, and SCI11)

Mode	SEMR Settings			BRR Setting	Error (%)
	BGDM Bit	ABCS Bit	ABCSE Bit		
Asynchronous, multi-processor communication	0	0	0	$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times 64 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
	1	0	0	$N = \frac{PCLK \times 10^6}{32 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times 32 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
	0	1	0		
	1	1	0	$N = \frac{PCLK \times 10^6}{16 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times 16 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
	0 or 1	0 or 1	1	$N = \frac{PCLK \times 10^6}{12 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times 12 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
Clock synchronous, simple SPI*1				$N = \frac{PCLK \times 10^6}{8 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	
Smart card interface				$N = \frac{PCLK \times 10^6}{S \times 2^{2n+1} \times \frac{256}{M} \times B} - 1$	$\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times S \times 2^{2n+1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
Simple I ² C*2				$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	

- B: Bit rate (bps)
- M: MDDR setting (128 ≤ MDDR ≤ 256)
- N: BRR setting for baud rate generator (0 ≤ N ≤ 255)
- PCLK: Operating frequency (MHz)
- n and S: Determined by the settings of the SMR and SCMR registers as listed in Table 32.14 and Table 32.15, section 32.2.13, Bit Rate Register (BRR).

Note 1. Do not use this function in clock synchronous mode and in the highest speed settings in simple SPI mode (SMR.CKS[1:0] = 00b, SCR.CKE[1] = 0, and BRR = 0).
 Note 2. Adjust the bit rate so that the widths at high and low level of the SCL output in simple I²C mode satisfy the I²C-bus standard.

Table 32.28 Relationship between MDDR Setting (M) and Bit Rate (B) When Bit Rate Modulation Function is Used (for SCI12)

Mode	SEMR Settings		BRR Setting	Error (%)
	BGDM Bit	ABCS Bit		
Asynchronous, multi-processor communication	0	0	$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times 64 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
	1	0	$N = \frac{PCLK \times 10^6}{32 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times 32 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
	0	1	$N = \frac{PCLK \times 10^6}{16 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times 16 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
	1	1	$N = \frac{PCLK \times 10^6}{8 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times 8 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
Clock synchronous, simple SPI*1			$N = \frac{PCLK \times 10^6}{8 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	
Smart card interface			$N = \frac{PCLK \times 10^6}{S \times 2^{2n+1} \times \frac{256}{M} \times B} - 1$	$\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times S \times 2^{2n+1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
Simple I ² C*2			$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	

B: Bit rate (bps)
 M: MDDR setting (128 ≤ MDDR ≤ 256)
 N: BRR setting for baud rate generator (0 ≤ N ≤ 255)
 PCLK: Operating frequency (MHz)
 n and S: Determined by the settings of the SMR and SCMR registers as listed in Table 32.14 and Table 32.15, section 32.2.13, Bit Rate Register (BRR).

Note 1. Do not use this function in clock synchronous mode and in the highest speed settings in simple SPI mode (SMR.CKS[1:0] = 00b, SCR.CKE[1] = 0, and BRR = 0).
 Note 2. Adjust the bit rate so that the widths at high and low level of the SCL output in simple I²C mode satisfy the I²C-bus standard.

Smaller settings of the SMR.CKS[1:0] bits and larger settings of the BRR register reduce difference in the length of the 1-bit period.

32.2.15 Serial Extended Mode Register (SEMR)

Address(es): SCI1.SEMR 0008 A027h, SCI5.SEMR 0008 A0A7h, SCI6.SEMR 0008 A0C7h, SCI8.SEMR 0008 A107h, SCI9.SEMR 0008 A127h, SCI11.SEMR 000D 0007h, SCI12.SEMR 0008 B307h

b7	b6	b5	b4	b3	b2	b1	b0
RXDESEL	BGDM	NFEN	ABCS	ABCSE	BRME	—	ACS0

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	ACS0	Asynchronous Mode Clock Source Select	(Valid only in asynchronous mode) 0: External clock input 1: Logical AND of two compare matches output from TMR (valid for SCI5, SCI6, and SCI12 only) Available compare match output varies per SCI channel.	R/W*1
b1	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b2	BRME	Bit Rate Modulation Enable	0: Bit rate modulation function is disabled. 1: Bit rate modulation function is enabled.	R/W*1
b3	ABCSE	Asynchronous Mode Base Clock Select Extended*2	(Valid only when using a on-chip baud rate generator in asynchronous mode) 0: The number of clock cycles for 1-bit period depends on the BGDM and ABCS bits setting. 1: Selects 6 base clock cycles for 1-bit period.	R/W*1
b4	ABCS	Asynchronous Mode Base Clock Select	(Valid only in asynchronous mode) 0: Selects 16 base clock cycles for 1-bit period. 1: Selects 8 base clock cycles for 1-bit period.	R/W*1
b5	NFEN	Digital Noise Filter Function Enable	(In asynchronous mode) 0: Noise cancellation function for the RXDn input signal is disabled. 1: Noise cancellation function for the RXDn input signal is enabled. (in simple I ² C mode) 0: Noise cancellation function for the SSCLn and SSDAn input signals is disabled. 1: Noise cancellation function for the SSCLn and SSDAn input signals is enabled. The NFEN bit should be 0 in any mode other than above.	R/W*1
b6	BGDM	Baud Rate Generator Double-Speed Mode Select	(Only valid the SCR.CKE[1] bit is 0 in asynchronous mode) 0: Baud rate generator outputs the clock with normal frequency. 1: Baud rate generator outputs the clock with doubled frequency.	R/W*1
b7	RXDESEL	Asynchronous Start Bit Edge Detection Select	(Valid only in asynchronous mode) 0: The low level on the RXDn pin is detected as the start bit. 1: A falling edge on the RXDn pin is detected as the start bit.	R/W*1

Note 1. Writable only when the SCR.TE bit is 0 and the SCR.RE bit is 0 (both serial transmission and reception are disabled).

Note 2. This bit is reserved for SCI12. It is read as 0. The write value should be 0.

The SEMR register is used to select a clock source for 1-bit period in asynchronous mode or a detection method of the start bit.

ACS0 Bit (Asynchronous Mode Clock Source Select)

Selects the clock source in the asynchronous mode.

The ACS0 bit is valid in asynchronous mode (SMR.CM bit = 0) and when an external clock input is selected (SCR.CKE[1:0] bits = 10b or 11b). This bit is used to select an external clock input or the logical AND of compare matches output from the internal TMR.

Set the ACS0 bit to 0 in other than asynchronous mode.

For SCI5, SCI6, and SCI12, the TMO_n output (n = 0 to 3) of TMR units 0 and 1 can be set as the base clock source. Refer to Table 32.29 for details.

The ACS0 bits for SCI1, SCI8, SCI9, and SCI11 are reserved. The write values to these bits for SCI1, SCI8, SCI9, and SCI11 should be 0.

Table 32.29 Correspondence between SCI Channels and Compare Match Outputs

SCI	TMR	Compare Match Output
SCI5	Unit 0	TMO0, TMO1
SCI6	Unit 1	TMO2, TMO3
SCI12	Unit 0	TMO0, TMO1

Figure 32.5 shows a setting example of when TMO0 and TMO1 in the TMR unit 0 are selected for output.




Figure 32.5 Example of Average Transfer Rate Setting When TMR Clock is Input

BRME Bit (Bit Rate Modulation Enable)

This bit enables and disables the bit rate modulation function. The bit rate generated by on-chip baud rate generator is evenly corrected when this function is enabled.

ABCSE Bit (Asynchronous Mode Base Clock Select Extended)

When setting this bit to 1, the 1-bit period becomes 6 cycles of the base clock and the clock of doubled frequency is output from the baud rate generator.

This bit is valid when the on-chip baud rate generator is selected as the clock source (`SCR.CKE[1] = 0`) in asynchronous mode (`SMR.CM = 0`).

When the bit rate is made to be 1/6 of PCLK frequency, set this bit to 1, the `SMR.CKS[1:0]` bits to 00b, and the `BRR` register to 00h.

NFEN Bit (Digital Noise Filter Function Enable)

This bit enables or disables the digital noise filter function.

When the function is enabled, noise cancellation is applied to the `RXDn` input signal in asynchronous mode, and noise cancellation is applied to the `SSDAn` and `SSCLn` input signals in simple I²C mode.

In any mode other than above, set the `NFEN` bit to 0 to disable the digital noise filter function.

When the function is disabled, input signals are transferred as is, as internal signals.

BGDM Bit (Baud Rate Generator Double-Speed Mode Select)

Selects the cycle of output clock for the baud rate generator.

This bit is valid when the on-chip baud rate generator is selected as the clock source (`SCR.CKE[1] = 0`) in asynchronous mode (`SMR.CM = 0`). For the clock output from the baud rate generator, either normal or doubled frequency can be selected. The base clock is generated by the clock output from the baud rate generator. When the `BGDM` bit is set to 1, the base clock cycle is halved and the bit rate is doubled.

Set this bit to 0 in modes other than asynchronous mode.


RXDESEL Bit (Asynchronous Start Bit Edge Detection Select)

Selects the detection method of the start bit for reception in asynchronous mode. When a break occurs, data receiving operation depends on the settings of this bit. Set this bit to 1 when reception should be stopped while a break occurs or when reception should be started without retaining the `RXDn` pin input at high level for the period of one data frame or longer after completion of the break.

Set this bit to 0 in modes other than asynchronous mode.

32.2.16 Noise Filter Setting Register (SNFR)

Address(es): SCI1.SNFR 0008 A028h, SCI5.SNFR 0008 A0A8h, SCI6.SNFR 0008 A0C8h, SCI8.SNFR 0008 A108h, SCI9.SNFR 0008 A128h, SCI11.SNFR 000D 0008h, SCI12.SNFR 0008 B308h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	NFCS[2:0]	Noise Filter Clock Select	<p>In asynchronous mode, the standard setting for the base clock is as follows.</p> <p>b2 b0 0 0 0: The clock signal divided by 1 is used with the noise filter.</p> <p>In simple I²C mode, the standard settings for the clock source of the on-chip baud rate generator selected by the SMR.CKS[1:0] bits are given below.</p> <p>b2 b0 0 0 1: The clock signal divided by 1 is used with the noise filter. 0 1 0: The clock signal divided by 2 is used with the noise filter. 0 1 1: The clock signal divided by 4 is used with the noise filter. 1 0 0: The clock signal divided by 8 is used with the noise filter.</p> <p>Settings other than above are prohibited.</p>	R/W*1
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W


Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (serial reception and transmission disabled).

NFCS[2:0] Bits (Noise Filter Clock Select)

These bits select the sampling clock for the digital noise filter. To use the noise filter in asynchronous mode, set these bits to 000b. In simple I²C mode, set the bits to a value in the range from 001b to 100b.

32.2.17 I²C Mode Register 1 (SIMR1)

Address(es): SCI1.SIMR1 0008 A029h, SCI5.SIMR1 0008 A0A9h, SCI6.SIMR1 0008 A0C9h, SCI8.SIMR1 0008 A109h, SCI9.SIMR1 0008 A129h, SCI11.SIMR1 000D 0009h, SCI12.SIMR1 0008 B309h



Bit	Symbol	Bit Name	Description	R/W
b0	IICM	Simple I ² C Mode Select	SMIF IICM 0 0: Asynchronous mode, Multi-processor mode, Clock synchronous mode (in asynchronous mode, synchronous, or simple SPI mode) 0 1: Simple I ² C mode 1 0: Smart card interface mode 1 1: Setting prohibited.	R/W*1
b2, b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7 to b3	IICDL[4:0]	SSDA Output Delay Select	(Cycles below are of the clock signal from the on-chip baud rate generator.) b7 b3 0 0 0 0 0: No output delay 0 0 0 0 1: 0 to 1 cycle 0 0 0 1 0: 1 to 2 cycles 0 0 0 1 1: 2 to 3 cycles 0 0 1 0 0: 3 to 4 cycles 0 0 1 0 1: 4 to 5 cycles : : 1 1 1 1 0: 29 to 30 cycles 1 1 1 1 1: 30 to 31 cycles	R/W*1

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (both serial transmission and reception are disabled).

SIMR1 is used to select simple I²C mode and the number of delay stages for the SSDA output.

IICM Bit (Simple I²C Mode Select)

In conjunction with the SCMR.SMIF bit, this bit selects the operating mode.

IICDL[4:0] Bits (SSDA Output Delay Select)

These bits are used to set a delay for output on the SSDAn pin relative to the falling edge of the output on the SSCLn pin. The available delay settings range from no delay to 31 cycles, with the clock signal from the on-chip baud rate generator as the base. The signal obtained by frequency-dividing PCLK by the divisor set in the SMR.CKS[1:0] bits is supplied as the clock signal from the on-chip baud rate generator. Set these bits to 00000b unless operation is in simple I²C mode. In simple I²C mode, set the bits to a value in the range from 00001b to 11111b.

32.2.18 I²C Mode Register 2 (SIMR2)

Address(es): SCI1.SIMR2 0008 A02Ah, SCI5.SIMR2 0008 A0AAh, SCI6.SIMR2 0008 A0CAh, SCI8.SIMR2 0008 A10Ah, SCI9.SIMR2 0008 A12Ah, SCI11.SIMR2 000D 000Ah, SCI12.SIMR2 0008 B30Ah

b7	b6	b5	b4	b3	b2	b1	b0
—	—	IICACK T	—	—	—	IICCSC	IICINT M

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	IICINTM	I ² C Interrupt Mode Select	0: Use ACK/NACK interrupts. 1: Use reception and transmission interrupts.	R/W*1
b1	IICCSC	Clock Synchronization	0: No synchronization with the clock signal 1: Synchronization with the clock signal	R/W*1
b4 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5	IICACKT	ACK Transmission Data	0: ACK transmission 1: NACK transmission and reception of ACK/NACK	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (serial reception and transmission disabled).

SIMR2 is used to select how reception and transmission are controlled in simple I²C mode.

IICINTM Bit (I²C Interrupt Mode Select)

This bit selects the sources of interrupt requests in simple I²C mode.

IICCSC Bit (Clock Synchronization)

Set the IICCSC bit to 1 if the internally generated SSCLn clock signal is to be synchronized when the SSCLn pin has been placed at the low level in the case of a wait inserted by the other device, etc.

The SSCLn clock signal is not synchronized if the IICCSC bit is 0. The SSCLn clock signal is generated in accord with the rate selected in the BRR regardless of the level being input on the SSCLn pin.


Set the IICCSC bit to 1 except during debugging.

IICACKT Bit (ACK Transmission Data)

Transmitted data contains ACK bits. Set this bit to 1 when ACK and NACK bits are received.

32.2.19 I²C Mode Register 3 (SIMR3)

Address(es): SCI1.SIMR3 0008 A02Bh, SCI5.SIMR3 0008 A0ABh, SCI6.SIMR3 0008 A0CBh, SCI8.SIMR3 0008 A10Bh, SCI9.SIMR3 0008 A12Bh, SCI11.SIMR3 000D 000Bh, SCI12.SIMR3 0008 B30Bh



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	IICSTAREQ	Start Condition Generation	0: A start condition is not generated. 1: A start condition is generated.*1, *3, *4, *5	R/W
b1	IICRSTAREQ	Restart Condition Generation	0: A restart condition is not generated. 1: A restart condition is generated.*2, *3, *4, *5	R/W
b2	IICSTPREQ	Stop Condition Generation	0: A stop condition is not generated. 1: A stop condition is generated.*2, *3, *4, *5	R/W
b3	IICSTIF	Issuing of Start, Restart, or Stop Condition Completed Flag	0: There are no requests for generating conditions or a condition is being generated. 1: A start, restart, or stop condition is completely generated.	R/W
b5, b4	IICSDAS[1:0]	SSDA Output Select	b5 b4 0 0: Serial data output 0 1: Generate a start, restart, or stop condition. 1 0: Output the low level on the SSDAn pin. 1 1: Place the SSDAn pin in the high-impedance state.	R/W
b7, b6	IICSCLS[1:0]	SSCL Output Select	b7 b6 0 0: Serial clock output 0 1: Generate a start, restart, or stop condition. 1 0: Output the low level on the SSCLn pin. 1 1: Place the SSCLn pin in the high-impedance state.	R/W

Note 1. Generate a start condition only when the SSCLn and SSDAn pins are both high (the corresponding bits in the corresponding PIDR registers are 1).

Note 2. Generate a restart or stop condition only when the SSCLn pin is low (the corresponding bit in the PIDR register is 0).

Note 3. Do not set more than one from among the IICSTAREQ, IICRSTAREQ, and IICSTPREQ bits to 1 at a given time.

Note 4. Execute the generation of a condition after the value of the IICSTIF flag is 0.

Note 5. Do not write 0 to this bit while it is 1. Generation of a condition is suspended by writing 0 to this bit while it is 1.

SIMR3 is used to control the simple I²C mode start and stop conditions, and to hold the SSDAn and SSCLn pins at fixed levels.

IICSTAREQ Bit (Start Condition Generation)

When a start condition is to be generated, set both the IICSDAS[1:0] and IICSCLS[1:0] bits to 01b as well as setting the IICSTAREQ bit to 1.

[Setting condition]

- Writing 1 to the bit

[Clearing condition]

- Completion of generation of the start condition

IICRSTAREQ Bit (Restart Condition Generation)

When a restart condition is to be generated, set both the IICSDAS[1:0] and IICSCLS[1:0] bits to 01b as well as setting the IICRSTAREQ bit to 1.

[Setting condition]

- Writing 1 to the bit

[Clearing condition]

- Completion of generation of the restart condition

IICSTPREQ Bit (Stop Condition Generation)

When a stop condition is to be generated, set both the IICSDAS[1:0] and IICSCLS[1:0] bits to 01b as well as setting the IICSTPREQ bit to 1.

[Setting condition]

- Writing 1 to the bit

[Clearing condition]

- Completion of generation of the stop condition

IICSTIF Flag (Issuing of Start, Restart, or Stop Condition Completed Flag)

After generating a condition, this bit indicates that the generation is completed. When using the IICSTAREQ, IICRSTAREQ, or IICSTPREQ bit to cause generation of a condition, do so after setting the IICSTIF flag to 0. When the IICSTIF flag is 1 while an interrupt request is enabled by setting the SCR.TEIE bit, an STI request is output.

[Setting condition]

- Completion of the generation of a start, restart, or stop condition (however, in cases where this conflicts with any of the conditions for the flag becoming 0 listed below, the other condition takes precedence)

[Clearing conditions]

- Writing 0 to the bit (confirm that the IICSTIF flag is 0 before doing so)
- Writing 0 to the SIMR1.IICM bit (when operation is not in simple I²C mode)
- Writing 0 to the SCR.TE bit

IICSDAS[1:0] Bits (SSDA Output Select)

These bits control output from the SSDAn pin.

Set the IICSDAS[1:0] and IICSCLS[1:0] bits to the same value during normal operations.

IICSCLS[1:0] Bits (SSCL Output Select)

These bits control output from the SSCLn pin.

Set the IICSCLS[1:0] and IICSDAS[1:0] bits to the same value during normal operations.

32.2.20 I²C Status Register (SISR)

Address(es): SCI1.SISR 0008 A02Ch, SCI5.SISR 0008 A0ACh, SCI6.SISR 0008 A0CCh, SCI8.SISR 0008 A10Ch, SCI9.SISR 0008 A12Ch, SCI11.SISR 000D 000Ch, SCI12.SISR 0008 B30Ch

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	IICACK R

Value after reset: 0 0 x x 0 x 0 0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	IICACKR	ACK Reception Data Flag	0: ACK received 1: NACK received	R/W*1
b1	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b2	—	Reserved	The read value is undefined.	R
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5, b4	—	Reserved	The read value is undefined.	R
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to this bit, to clear the flag.

SISR is used to monitor state in relation to simple I²C mode.

IICACKR Flag (ACK Reception Data Flag)

Received ACK and NACK bits can be read from this bit.

The IICACKR flag is updated at the rising of SSCLn clock for the ACK/NACK receiving bit.

32.2.21 SPI Mode Register (SPMR)

Address(es): SCI1.SPMR 0008 A02Dh, SCI5.SPMR 0008 A0ADh, SCI6.SPMR 0008 A0CDh, SCI8.SPMR 0008 A10Dh, SCI9.SPMR 0008 A12Dh, SCI11.SPMR 000D 000Dh, SCI12.SPMR 0008 B30Dh

b7	b6	b5	b4	b3	b2	b1	b0
CKPH	CKPOL	—	MFF	—	MSS	CTSE	SSE

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	SSE	SSn# Pin Function Enable	0: SSn# pin function is disabled. 1: SSn# pin function is enabled.	R/W*1
b1	CTSE	CTS Enable	0: CTS function is disabled (RTS output function is enabled). 1: CTS function is enabled.	R/W*1
b2	MSS	Master Slave Select	0: Transmission is through the SMOSIn pin and reception is through the SMISO pin (master mode). 1: Reception is through the SMOSIn pin and transmission is through the SMISO pin (slave mode).	R/W*1
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4	MFF	Mode Fault Flag	0: No mode fault error 1: Mode fault error	R/W*2
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	CKPOL	Clock Polarity Select	0: Clock polarity is not inverted. 1: Clock polarity is inverted.	R/W*1
b7	CKPH	Clock Phase Select	0: Clock is not delayed. 1: Clock is delayed.	R/W*1

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (both serial transmission and reception are disabled).

Note 2. Only 0 can be written to these bits, which clears the flag.

SPMR is used to select the extension settings in asynchronous and clock synchronous modes.

SSE Bit (SSn# Pin Function Enable)

Set this bit to 1 if the SSn# pin is to be used in control of transmission and reception (in simple SPI mode). Set this bit to 0 in any other mode. Furthermore, even for usage in simple SPI mode, the SSn# pin on the master side is not required to control reception and transmission when master mode (SCR.CKE[1:0] = 00b and MSS = 0) is selected and there is a single master, so the setting for the SSE bit is 0. Do not set both the SSE and CTSE bits to enabled (even if this setting is made, operation is the same as that when these bits are set to 0).

CTSE Bit (CTS Enable)

Set this bit to 1 if the SSn# pin is to be used for inputting of the CTS control signal to control of transmission and reception. The RTS signal is output when this bit is set to 0. Set this bit to 0 in smart card interface mode, simple SPI mode, and simple I²C mode. Do not set both the CTSE and SSE bits to enabled (even if this setting is made, operation is the same as that when these bits are set to 0).

MSS Bit (Master Slave Select)

This bit selects between master and slave operation in simple SPI mode. When the MSS bit is set to 1, data is received through the SMOSIn pin and transmitted through the SMISO pin.

Set this bit to 0 in modes other than simple SPI mode.

MFF Flag (Mode Fault Flag)

This bit indicates mode fault errors.

In a multi-master configuration, determine the mode fault error occurrence by reading the MFF flag.

[Setting condition]

- Input on the SSn# pin being at the low level during master operation in simple SPI mode (SSE bit = 1 and MSS bit = 0)

[Clearing condition]

- Writing 0 to the bit after it was read as 1

CKPOL Bit (Clock Polarity Select)

This bit selects the polarity of the clock signal output through the SCKn pin. Refer to Figure 32.62 for details.

Set the bit to 0 in other than simple SPI mode and clock synchronous mode.


CKPH Bit (Clock Phase Select)

This bit selects the phase of the clock signal output through the SCKn pin. Refer to Figure 32.62 for details.

Set the bit to 0 in other than simple SPI mode and clock synchronous mode.

32.2.22 FIFO Control Register (FCR)

Address(es): SCI11.FCR 000D 0014h,
 SCI11.FCR.H 000D 0014h,
 SCI11.FCR.L 000D 0015h



Bit	Symbol	Bit Name	Description	R/W
b0	FM	FIFO Mode Select*1	0: Non-FIFO mode (TDR and RDR registers are used for transmit and receive) 1: FIFO mode (FTDR and FRDR registers are used for transmit and receive)	R/W*2
b1	RFRST	Receive FIFO Reset*3	Writing 1 clears the number of data stored in the receive FIFO to 0	R/W
b2	TFRST	Transmit FIFO Reset*3	Writing 1 clears the number of data stored in the transmit FIFO to 0	R/W
b3	DRES	Receive Data Ready Interrupt Select	0: Receive data full interrupt (RXI) 1: Error interrupt (ERI)	R/W*2
b7 to b4	TTRG[3:0]	Transmit FIFO Threshold Setting*1	Specifies the threshold value for the SSRFIFO.TDFE flag to become 1 b7 b4 0 0 0 0: Transmit FIFO threshold value is 0 0 0 0 1: Transmit FIFO threshold value is 1 : : 1 1 1 1: Transmit FIFO threshold value is 15	R/W
b11 to b8	RTRG[3:0]	Receive FIFO Threshold Setting*1	Specifies the threshold value for the SSRFIFO.RDF flag to become 1 b11 b8 0 0 0 0: Setting prohibited 0 0 0 1: Receive FIFO threshold value is 1 : : 1 1 1 1: Receive FIFO threshold value is 15	R/W
b15 to b12	RSTRG[3:0]	RTS# Output Threshold Setting*4	Specifies the threshold value for the RTSn# pin to be driven high b15 b12 0 0 0 0: Setting prohibited 0 0 0 1: Receive FIFO threshold value is 1 : : 1 1 1 1: Receive FIFO threshold value is 15	R/W

- Note 1. These bits are enabled in asynchronous mode and clock synchronous mode only.
- Note 2. These bits can be rewritten only when the TE and RE bits in the SCR register are both 0.
- Note 3. These bits are enabled only when the FM bit is 1.
- Note 4. These bits are enabled when the FM bit is 1, and the CTSE and SSE bits in the SPMR register are both 0 (RTS# output is enabled).

FM Bit (FIFO Mode Select)

This bit is used to enable FIFO mode. Setting this bit to 1 enables FIFO, and causes FTDR and FRDR to be used as the data register for transmit and receive, respectively.

Setting this bit to 0 disables FIFO, and causes the TDR and RDR registers, or the TDRHL, TDRH, TDRL, RDRHL, RDRH, and RDRL registers to be used as the data register for transmit and receive.

This bit is enabled in asynchronous mode and clock synchronous mode only. This bit should be set to 0 in any other mode. When rewriting this bit, transmit and receive should be disabled.

RFRST Bit (Receive FIFO Reset)

Setting the RFRST bit to 1, causes the FDR.R[4:0] bits to become 0. The value of the RFRST bit automatically returns to 0 after 1 PCLK.

TFRST Bit (Transmit FIFO Reset)

Setting the TFRST bit to 1, causes the FDR.T[4:0] bits to become 0. The value of the TFRST bit automatically returns to 0 after 1 PCLK.

DRES Bit (Receive Data Ready Interrupt Select)

This bit is used to select the interrupt request that is generated when the SSRFIFO.DR flag becomes 1. When this bit is 0, a DR flag of 1 generates a receive data full interrupt (RXI) request. When this bit is 1, a DR flag of 1 generates a receive error interrupt (ERI) request.

TTRG[3:0] Bits (Transmit FIFO Threshold Setting)

The SSRFIFO.TDFE flag becomes 1 when the value of the FDR.T[4:0] bits becomes equal to or less than the value set in the TTRG[3:0] bits. At this time, if the SCR.TIE bit is 1, a transmit data empty interrupt (TXI) request is generated.

RTRG[3:0] Bits (Receive FIFO Threshold Setting)

The SSRFIFO.RDF flag becomes 1 when the values of the FDR.R[4:0] bits are equal to or greater than the values set in the RTRG[3:0] bits. At this time, if the SCR.RIE bit is 1, a receive data full interrupt (RXI) request is generated.

RSTRG[3:0] Bits (RTSn# Output Threshold Setting)

When the values of the FDR.R[4:0] bits becomes equal to or greater than the values set in the RSTRG[3:0] bits, the RTSn# pin is driven high. When using this function, set both the CTSE and SSE bits in the SPMR register to 0 to enable RTSn# output.

32.2.23 FIFO Data Count Register (FDR)

Address(es): SCI11.FDR 000D 0016h,
 SCI11.FDR.H 000D 0016h,
 SCI11.FDR.L 000D 0017h



Bit	Symbol	Bit Name	Description	R/W
b4 to b0	R[4:0]	Receive FIFO Data Count*1	These bits indicate the number of data stored in the receive FIFO	R
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R
b12 to b8	T[4:0]	Transmit FIFO Data Count*1	These bits indicate the number of data stored in the transmit FIFO	R
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R

Note 1. These bits are valid only in asynchronous mode or clock synchronous mode.

R[4:0] Bits (Receive FIFO Data Count)

These bits indicate the number of data stored in the receive FIFO. 00h indicates that no received data is in FIFO, and 10h indicates that 16 frame data received have been stored in FIFO.

These bits never have values in the range from 11h to 1Fh.


T[4:0] Bits (Transmit FIFO Data Count)

These bits indicate the number of untransmitted data in the transmit FIFO. 00h indicates that no untransmitted data is in FIFO, and 10h indicates that 16 frames of untransmitted data are stored in FIFO.

These bits never have values in the range from 11h to 1Fh.

32.2.24 Line Status Register (LSR)

Address(es): SCI11.LSR 000D 0018h,
 SCI11.LSR.H 000D 0018h,
 SCI11.LSR.L 000D 0019h



Bit	Symbol	Bit Name	Description	R/W
b0	ORER	Overrun Error Flag ^{*1}	The same value as that in the SSRFIFO.ORER flag is read. 0: An overrun error has not occurred. 1: An overrun error has occurred.	R ^{*2}
b1	—	Reserved	This bit are read as 0. The write value should be 0.	R
b6 to b2	FNUM[4:0]	Framing Error Count	These bits indicate the number of data with a framing error among the data stored in the receive FIFO.	R
b7	—	Reserved	This bit are read as 0. The write value should be 0.	R
b12 to b8	PNUM[4:0]	Parity Error Count	These bits indicate the number of data with a parity error among the data stored in the receive FIFO.	R
b15 to b13	—	Reserved	This bit are read as 0. The write value should be 0.	R

Note 1. The bit can be read only in FIFO mode, and asynchronous mode or clock synchronous mode.

Note 2. To clear this flag, confirm that the SSRFIFO.ORER flag is 1 first, and then write 0 to the SSRFIFO.ORER flag.

ORER Flag (Overrun Error Flag)

This bit becomes 1 when an overrun error occurs. The value of the SSRFIFO.ORER flag is reflected to this bit. To clear this flag, clear the SSRFIFO.ORER flag.

FNUM[4:0] Bits (Framing Error Count)


These bits indicate the number of data in which a framing error has occurred among the received data in the receive FIFO.

PNUM[4:0] Bits (Parity Error Count)

These bits indicate the number of data in which a parity error has occurred among the received data in the receive FIFO.

32.2.25 Comparison Data Register (CDR)

Address(es): SCI1.CDR 0008 A03Ah, SCI5.CDR 0008 A0BAh, SCI6.CDR 0008 A0DAh, SCI8.CDR 0008 A11Ah, SCI9.CDR 0008 A13Ah, SCI11.CDR 000D 001Ah, SCI11.CDR.H 0008 A03Ah, SCI5.CDR.H 0008 A0BAh, SCI6.CDR.H 0008 A0DAh, SCI8.CDR.H 0008 A11Ah, SCI9.CDR.H 0008 A13Ah, SCI11.CDR.H 000D 001Ah, SCI11.CDR.L 0008 A03Bh, SCI5.CDR.L 0008 A0BBh, SCI6.CDR.L 0008 A0DBh, SCI8.CDR.L 0008 A11Bh, SCI9.CDR.L 0008 A13Bh, SCI11.CDR.L 000D 001Bh



Bit	Symbol	Bit Name	Description	R/W
b8 to b0	CMPD[8:0]	Comparison Data	These bits specify the data of comparison source when using the data match detection function.	R/W
b15 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R

CMPD[8:0] Bits (Comparison Data)

These bits are used for detecting a data match. The length of the valid bit is the same as the character length set in the SMR.CHR and SCMR.CHR1 bits.

The DCCR.DCMF flag becomes 1 when the received data matches with the value of these bits.

32.2.26 Data Comparison Control Register (DCCR)

Address(es): SCI1.DCCR 0008 A033h, SCI5.DCCR 0008 A0B3h, SCI6.DCCR 0008 A0D3h, SCI8.DCCR 0008 A113h, SCI9.DCCR 0008 A133h, SCI11.DCCR 000D 0013h

	b7	b6	b5	b4	b3	b2	b1	b0
	DCME	IDSEL	—	DFER	DPER	—	—	DCMF
Value after reset	0	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DCMF	Data Match Flag	0: Data is not matched 1: Data is matched	R/(W) *1
b2, b1	—	Reserved	These bits are read as 0. The write value should be 0	R/W
b3	DPER	Match Data Parity Error Flag	0: A parity error is not found in the matched data. 1: A parity error is found in the matched data.	R/(W) *1
b4	DFER	Match Data Framing Error Flag	0: A framing error is not found in the matched data. 1: A framing error is found in the matched data.	R/(W) *1
b5	—	Reserved	This bit is read as 0. The write value should be 0	R/W
b6	IDSEL	ID Frame Select*2	0: All data is to be compared 1: The data with the multi-processor bit set to 1 is to be compared	R/W
b7	DCME	Data Match Detection Enable*2	0: Data match detection is disabled 1: Data match detection is enabled	R/W

Note 1. Only 0 can be written to this bit, which clears the flag. To clear this flag, confirm that the flag is 1, and then write 0 to the flag.

Note 2. This bit is only valid in asynchronous mode.

DCMF Flag (Data Match Flag)

This flag indicates the comparison result of the received data and the value of the CDR register.

[Setting condition]

- When the received data matches with the value in the CDR register while the DCME bit is 1

[Clearing condition]

- When 0 is written to the flag after reading this flag as 1

Even when the SCR.RE bit is set to 0, the DCMF flag has no effect and retains the previous state.

DPER Flag (Match Data Parity Error Flag)

This flag indicates if a parity error has occurred in the matched data.

[Setting condition]

- When a parity error is found in the received data in which a data match is detected.

[Clearing condition]

- When 0 is written to the flag after reading the flag as 1.

Refer to section 14.5.2, Level Detection to exit from the interrupt handling routine after setting the DPER flag to 0.

Even when the SCR.RE bit is set to 0, the DPER flag has no effect and retains the previous state.

DFER Flag (Match Data Framing Error Flag)

This flag indicates if a framing error has occurred in the matched data.

[Setting condition]

- When the stop bit of the received frame in which a data match is detected is 0

[Clearing condition]

- When 0 is written to the flag after reading the flag as 1.

Refer to section 14.5.2, Level Detection to exit from the interrupt handling routine after setting the DFER flag to 0.

Even when the SCR.RE bit is set to 0, the DFER flag has no effect and retains the previous state.

IDSEL Bit (ID Frame Select)

This bit specifies the condition of the received data to be compared. The bit is valid only when the DCME bit is 1. When setting this bit to 1, only data in received frames (ID frames) in which the multi-processor bit has the value 1 are compared.

When this bit is set to 0, all received data is compared.

DCME Bit (Data Match Detection Enable)

This bit enables or disables the data match detection function. The function is valid only in asynchronous mode. In other modes, set this bit to 0.

This bit automatically becomes 0 when a data match is detected.

32.2.27 Serial Port Register (SPTR)

Address(es): SCI1.SPTR 0008 A03Ch, SCI5.SPTR 0008 A0BCh, SCI6.SPTR 0008 A0DCh, SCI8.SPTR 0008 A11Ch, SCI9.SPTR 0008 A13Ch, SCI11.SPTR 000D 001Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SPB2I O	SPB2D T	RXD M ON
Value after reset	0	0	0	0	0	0	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	RXDMON	RXD Line Monitoring Flag	0: The RXDn pin level is low 1: The RXDn pin level is high	R
b1	SPB2DT	Serial Port Break Data*1	Combine bits SPB2DT, SPB2IO, and SCR.TE to control the TXDn pin. Refer to Table 32.30 for details.	R/W
b2	SPB2IO	Serial Port Break I/O*1		R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R

Note 1. This bit is only valid in asynchronous mode.

RXDMON Flag (RXD Line Monitoring Flag)

This flag is used for monitoring the level of the RXDn pin.

SPB2DT Bit (Serial Port Break Data)

This bit specifies the output level of the TXDn pin when the SCR.TE bit is 0. Refer to Table 32.30 for details.

SPB2IO Bit (Serial Port Break I/O)


This bit specifies input or output of the TXDn pin when the SCR.TE bit is 0. Set this bit to 1 (output) when controlling the TXDn pin by software.

Table 32.30 Controlling the TXDn pin

SCR.TE Bit Setting	SPB2IO Bit Setting	SPB2DT Bit Setting	TXDn Pin Status
0 (Transmission disabled)	0 (Input)	0 or 1	Hi-Z
	1 (Output)	0 (Low)	Low is output
		1 (High)	High is output
1 (Transmission enabled)	0 or 1	0 or 1	Transmit data output pin

32.2.28 Extended Serial Module Enable Register (ESMER)

Address(es): SCI12.ESMER 0008 B320h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	ESME	Extended Serial Mode Enable	0: The extended serial mode is disabled. 1: The extended serial mode is enabled.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

ESME Bit (Extended Serial Mode Enable)

When the ESME bit is 1, the facilities of the extended serial mode control section are enabled.

When the ESME bit is 0, the extended serial mode control section is initialized.


Table 32.31 Settings of the ESME Bit and Timer Operation Mode

ESME Bit	Timer Mode	Break Field Low Width Determination Mode	Break Field Low Width Output Mode
0	Available*1	Not available	Not available
1	Available	Available	Available

Note 1. Operation is only possible with PCLK selected.

32.2.29 Control Register 0 (CR0)

Address(es): SCI12.CR0 0008 B321h




Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b1	SFSF	Start Frame Status Flag	0: Start Frame detection function is disabled. 1: Start Frame detection function is enabled.	R
b2	RXDSF	RXDX12 Input Status Flag	0: RXDX12 input is enabled. 1: RXDX12 input is disabled.	R
b3	BRME	Bit Rate Measurement Enable	0: Measurement of bit rate is disabled. 1: Measurement of bit rate is enabled.	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

32.2.30 Control Register 1 (CR1)


Address(es): SCI12.CR1 0008 B322h



Bit	Symbol	Bit Name	Description	R/W
b0	BFE	Break Field Enable	0: Break Field detection is disabled. 1: Break Field detection is enabled.	R/W
b1	CF0RE	Control Field 0 Reception Enable	0: Reception of Control Field 0 is disabled. 1: Reception of Control Field 0 is enabled.	R/W
b3, b2	CF1DS[1:0]	Control Field 1 Data Register Select	b3 b2 0 0: Selects comparison with the value in the PCF1DR register. 0 1: Selects comparison with the value in the SCF1DR register. 1 0: Selects comparison with the values in the PCF1DR and SCF1DR registers. 1 1: Setting prohibited.	R/W
b4	PIBE	Priority Interrupt Bit Enable	0: The priority interrupt bit is disabled. 1: The priority interrupt bit is enabled.	R/W
b7 to b5	PIBS[2:0]	Priority Interrupt Bit Select	b7 b5 0 0 0: 0th bit of Control Field 1 0 0 1: 1st bit of Control Field 1 0 1 0: 2nd bit of Control Field 1 0 1 1: 3rd bit of Control Field 1 1 0 0: 4th bit of Control Field 1 1 0 1: 5th bit of Control Field 1 1 1 0: 6th bit of Control Field 1 1 1 1: 7th bit of Control Field 1	R/W

32.2.31 Control Register 2 (CR2)

Address(es): SCI12.CR2 0008 B323h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	DFCS[2:0]	RXDX12 Signal Digital Filter Clock Select	b2 b0 0 0 0: Filter is disabled. 0 0 1: Filter clock is base clock*1, *2 0 1 0: Filter clock is PCLK/8 0 1 1: Filter clock is PCLK/16 1 0 0: Filter clock is PCLK/32 1 0 1: Filter clock is PCLK/64 1 1 0: Filter clock is PCLK/128 1 1 1: Setting prohibited	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5, b4	BCCS[1:0]	Bus Collision Detection Clock Select	<ul style="list-style-type: none"> • When SEMR.BGDM = 0 or SEMR.BGDM = 1 and SMR.CKS[1:0] = a value other than 00b <ul style="list-style-type: none"> b5 b4 0 0: Base clock 0 1: Base clock frequency divided by 2 1 0: Base clock frequency divided by 4 1 1: Setting prohibited • When SEMR.BGDM = 1 and SMR.CKS[1:0] = 00b <ul style="list-style-type: none"> b5 b4 0 0: Base clock frequency divided by 2 0 1: Base clock frequency divided by 4 1 0: Setting prohibited 1 1: Setting prohibited 	R/W
b7, b6	RTS[1:0]	RXDX12 Reception Sampling Timing Select	<ul style="list-style-type: none"> • When SCI12.SEMR.ABCS = 0 <ul style="list-style-type: none"> b7 b6 0 0: Rising edge of the 8th cycle of base clock 0 1: Rising edge of the 10th cycle of base clock 1 0: Rising edge of the 12th cycle of base clock 1 1: Rising edge of the 14th cycle of base clock • When SCI12.SEMR.ABCS = 1 <ul style="list-style-type: none"> b7 b6 0 0: Rising edge of the 4th cycle of base clock 0 1: Rising edge of the 5th cycle of base clock 1 0: Rising edge of the 6th cycle of base clock 1 1: Rising edge of the 7th cycle of base clock 	R/W

Note: The period of the base clock is 1/16 of a single bit period when the SCI12.SEMR.ABCS is 0, and 1/8 of a single bit period when the SCI12.SEMR.ABCS is 1.

Note 1. To use the base clock, set the SCI12.SCR.TE bit to 1.

Note 2. The base clock divided by 2 is the filter clock when the SEMR.BGDM bit is 1 and the SMR.CKS[1:0] bits are 00b.

32.2.32 Control Register 3 (CR3)

Address(es): SCI12.CR3 0008 B324h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	SDST
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SDST	Start Frame Detection Start	0: Detection of Start Frame is not performed. 1: Detection of Start Frame is performed.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

SDST Bit (Start Frame Detection Start)

Detection of a Start Frame begins when this bit is set to 1. The bit is read as 0.

32.2.33 Port Control Register (PCR)

Address(es): SCI12.PCR 0008 B325h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	SHARPS	—	—	RDXPS	TXDXPS
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TXDXPS	TXDX12 Signal Polarity Select	0: The polarity of TXDX12 signal is not inverted for output. 1: The polarity of TXDX12 signal is inverted for output.	R/W
b1	RDXPS	RDX12 Signal Polarity Select	0: The polarity of RDX12 signal is not inverted for input. 1: The polarity of RDX12 signal is inverted for input.	R/W
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	SHARPS	TXDX12/RDX12 Pin Multiplexing Select	0: The TXDX12 and RDX12 pins are independent. 1: The TXDX12 and RDX12 signals are multiplexed on the same pin.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

SHARPS Bit (TXDX12/RDX12 Pin Multiplexing Select)

When this bit is set to 1, the TXDX12 and RDX12 signals are multiplexed on the same pin so that half-duplex communications become possible.

32.2.34 Interrupt Control Register (ICR)

Address(es): SCI12.ICR 0008 B326h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	AEDIE	BCDIE	PIBDIE	CF1MIE	CF0MIE	BFDIE
0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b0	BFDIE	Break Field Low Width Detected Interrupt Enable	0: Interrupts on detection of the low width for a Break Field are disabled. 1: Interrupts on detection of the low width for a Break Field are enabled.	R/W
b1	CF0MIE	Control Field 0 Match Detected Interrupt Enable	0: Interrupts on detection of a match with Control Field 0 are disabled. 1: Interrupts on detection of a match with Control Field 0 are enabled.	R/W
b2	CF1MIE	Control Field 1 Match Detected Interrupt Enable	0: Interrupts on detection of a match with Control Field 1 are disabled. 1: Interrupts on detection of a match with Control Field 1 are enabled.	R/W
b3	PIBDIE	Priority Interrupt Bit Detected Interrupt Enable	0: Interrupts on detection of the priority interrupt bit are disabled. 1: Interrupts on detection of the priority interrupt bit are enabled.	R/W
b4	BCDIE	Bus Collision Detected Interrupt Enable	0: Interrupts on detection of a bus collision are disabled. 1: Interrupts on detection of a bus collision are enabled.	R/W
b5	AEDIE	Valid Edge Detected Interrupt Enable	0: Interrupts on detection of a valid edge are disabled. 1: Interrupts on detection of a valid edge are enabled.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

32.2.35 Status Register (STR)

Address(es): SCI12.STR 0008 B327h


b7	b6	b5	b4	b3	b2	b1	b0
—	—	AEDF	BCDF	PIBDF	CF1MF	CF0MF	BFDF

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	BFDF	Break Field Low Width Detection Flag	[Setting conditions] <ul style="list-style-type: none"> • Detection of the low width for a Break Field • Completion of the output of the low width for a Break Field • Underflow of the timer [Clearing condition] <ul style="list-style-type: none"> • Writing 1 to the STCR.BFDCL bit 	R
b1	CF0MF	Control Field 0 Match Flag	[Setting condition] <ul style="list-style-type: none"> • A match between the value received in Control Field 0 and the set value. [Clearing condition] <ul style="list-style-type: none"> • Writing 1 to the STCR.CF0MCL bit 	R
b2	CF1MF	Control Field 1 Match Flag	[Setting condition] <ul style="list-style-type: none"> • A match between the data received in Control Field 1 and the set values. [Clearing condition] <ul style="list-style-type: none"> • Writing 1 to the STCR.CF1MCL bit 	R
b3	PIBDF	Priority Interrupt Bit Detection Flag	[Setting condition] <ul style="list-style-type: none"> • Detection of the priority interrupt bit [Clearing condition] <ul style="list-style-type: none"> • Writing 1 to the STCR.PIBDCL bit 	R
b4	BCDF	Bus Collision Detected Flag	[Setting condition] <ul style="list-style-type: none"> • Detection of the bus collision [Clearing condition] <ul style="list-style-type: none"> • Writing 1 to the STCR.BCDCL bit 	R
b5	AEDF	Valid Edge Detection Flag	[Setting condition] <ul style="list-style-type: none"> • Detection of a valid edge [Clearing condition] <ul style="list-style-type: none"> • Writing 1 to the STCR.AEDCL bit 	R
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R

32.2.36 Status Clear Register (STCR)

Address(es): SCI12.STCR 0008 B328h




Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	BFDC	BFDF Clear	Setting this bit to 1 clears the STR.BFDF flag. This bit is read as 0.	R/W
b1	CF0MCL	CF0MF Clear	Setting this bit to 1 clears the STR.CF0MF flag. This bit is read as 0.	R/W
b2	CF1MCL	CF1MF Clear	Setting this bit to 1 clears the STR.CF1MF flag. This bit is read as 0.	R/W
b3	PIBDC	PIBDF Clear	Setting this bit to 1 clears the STR.PIBDF flag. This bit is read as 0.	R/W
b4	BCDCL	BCDF Clear	Setting this bit to 1 clears the STR.BCDF flag. This bit is read as 0.	R/W
b5	AEDCL	AEDF Clear	Setting this bit to 1 clears the STR.AEDF flag. This bit is read as 0.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

32.2.37 Control Field 0 Data Register (CF0DR)

Address(es): SCI12.CF0DR 0008 B329h




Value after reset: 0 0 0 0 0 0 0 0

The CF0DR register is an 8-bit readable and writable register that holds a value for comparison with Control Field 0.

32.2.38 Control Field 0 Compare Enable Register (CF0CR)


Address(es): SCI12.CF0CR 0008 B32Ah



Bit	Symbol	Bit Name	Description	R/W
b0	CF0CE0	Control Field 0 Bit 0 Compare Enable	0: Comparison with bit 0 of Control Field 0 is disabled. 1: Comparison with bit 0 of Control Field 0 is enabled.	R/W
b1	CF0CE1	Control Field 0 Bit 1 Compare Enable	0: Comparison with bit 1 of Control Field 0 is disabled. 1: Comparison with bit 1 of Control Field 0 is enabled.	R/W
b2	CF0CE2	Control Field 0 Bit 2 Compare Enable	0: Comparison with bit 2 of Control Field 0 is disabled. 1: Comparison with bit 2 of Control Field 0 is enabled.	R/W
b3	CF0CE3	Control Field 0 Bit 3 Compare Enable	0: Comparison with bit 3 of Control Field 0 is disabled. 1: Comparison with bit 3 of Control Field 0 is enabled.	R/W
b4	CF0CE4	Control Field 0 Bit 4 Compare Enable	0: Comparison with bit 4 of Control Field 0 is disabled. 1: Comparison with bit 4 of Control Field 0 is enabled.	R/W
b5	CF0CE5	Control Field 0 Bit 5 Compare Enable	0: Comparison with bit 5 of Control Field 0 is disabled. 1: Comparison with bit 5 of Control Field 0 is enabled.	R/W
b6	CF0CE6	Control Field 0 Bit 6 Compare Enable	0: Comparison with bit 6 of Control Field 0 is disabled. 1: Comparison with bit 6 of Control Field 0 is enabled.	R/W
b7	CF0CE7	Control Field 0 Bit 7 Compare Enable	0: Comparison with bit 7 of Control Field 0 is disabled. 1: Comparison with bit 7 of Control Field 0 is enabled.	R/W

32.2.39 Control Field 0 Receive Data Register (CF0RR)


Address(es): SCI12.CF0RR 0008 B32Bh



CF0RR is a readable register that holds the value received in Control Field 0.

32.2.40 Primary Control Field 1 Data Register (PCF1DR)


Address(es): SCI12.PCF1DR 0008 B32Ch



PCF1DR is an 8-bit readable and writable register that holds the 8-bit primary value for comparison with Control Field 1.

32.2.41 Secondary Control Field 1 Data Register (SCF1DR)


Address(es): SCI12.SCF1DR 0008 B32Dh



PCF1DR is an 8-bit readable and writable register that holds the 8-bit secondary value for comparison with Control Field 1.

32.2.42 Control Field 1 Compare Enable Register (CF1CR)


Address(es): SCI12.CF1CR 0008 B32Eh



Bit	Symbol	Bit Name	Description	R/W
b0	CF1CE0	Control Field 1 Bit 0 Compare Enable	0: Comparison with bit 0 of Control Field 1 is disabled. 1: Comparison with bit 0 of Control Field 1 is enabled.	R/W
b1	CF1CE1	Control Field 1 Bit 1 Compare Enable	0: Comparison with bit 1 of Control Field 1 is disabled. 1: Comparison with bit 1 of Control Field 1 is enabled.	R/W
b2	CF1CE2	Control Field 1 Bit 2 Compare Enable	0: Comparison with bit 2 of Control Field 1 is disabled. 1: Comparison with bit 2 of Control Field 1 is enabled.	R/W
b3	CF1CE3	Control Field 1 Bit 3 Compare Enable	0: Comparison with bit 3 of Control Field 1 is disabled. 1: Comparison with bit 3 of Control Field 1 is enabled.	R/W
b4	CF1CE4	Control Field 1 Bit 4 Compare Enable	0: Comparison with bit 4 of Control Field 1 is disabled. 1: Comparison with bit 4 of Control Field 1 is enabled.	R/W
b5	CF1CE5	Control Field 1 Bit 5 Compare Enable	0: Comparison with bit 5 of Control Field 1 is disabled. 1: Comparison with bit 5 of Control Field 1 is enabled.	R/W
b6	CF1CE6	Control Field 1 Bit 6 Compare Enable	0: Comparison with bit 6 of Control Field 1 is disabled. 1: Comparison with bit 6 of Control Field 1 is enabled.	R/W
b7	CF1CE7	Control Field 1 Bit 7 Compare Enable	0: Comparison with bit 7 of Control Field 1 is disabled. 1: Comparison with bit 7 of Control Field 1 is enabled.	R/W

32.2.43 Control Field 1 Receive Data Register (CF1RR)


Address(es): SCI12.CF1RR 0008 B32Fh



CF1RR is a readable register that holds the value received in Control Field 1.

32.2.44 Timer Control Register (TCR)

Address(es): SCI12.TCR 0008 B330h




Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	TCST	Timer Count Start	0: Stops the timer counting 1: Starts the timer counting	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

32.2.45 Timer Mode Register (TMR)

Address(es): SCI12.TMR 0008 B331h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	TOMS[1:0]	Timer Operating Mode Select*1	b1 b0 0 0: Timer mode 0 1: Break Field low width determination mode 1 0: Break Field low width output mode 1 1: Setting prohibited	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3	TWRC	Counter Write Control	0: Data is written to the reload register and counter 1: Data is written to the reload register only	R/W
b6 to b4	TCSS[2:0]	Timer Count Clock Source Select*1	b6 b4 0 0 0: PCLK 0 0 1: PCLK/2 0 1 0: PCLK/4 0 1 1: PCLK/8 1 0 0: PCLK/16 1 0 1: PCLK/32 1 1 0: PCLK/64 1 1 1: PCLK/128	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W


Note 1. Rewrite the TOMS[1:0] and TCSS[2:0] bits only when the timer is stopped (TCST = 0).

TWRC Bit (Counter Write Control)

This bit determines whether a value written to the TPRES or TCNT register is written to the reload register only or is written to both the reload register and the counter.

32.2.46 Timer Prescaler Register (TPRE)

Address(es): SCI12.TPRE 0008 B332h




TPRE consists of an 8-bit reload register, a read buffer, and a counter, each of which has FFh as its initial value. The counter counts down in synchronization with the counter clock selected by the TMR.TCSS[2:0] bits, and is reloaded with the value in the reload register when it underflows. Underflows of this register provide the clock source to drive counting by the TCNT register. The reload register and read buffer are allocated to the same address. Data is written to the reload register in writing, and the counter value that has been transferred to the read buffer is returned in reading.

It takes one PCLK cycle to load a value from the reload register to the counter.

32.2.47 Timer Count Register (TCNT)

Address(es): SCI12.TCNT 0008 B333h



TCNT consists of an 8-bit reload register, a read buffer, and a counter, each of which has FFh as its initial value. This down-counter counts underflows of the TPRE register until the TCNT register underflows, and is then reloaded with the value from the reload register. The reload register and read buffer are allocated to the same address. Data is written to the reload register in writing, and the counter value that has been transferred to the read buffer is returned in reading.

It takes one PCLK cycle to load a value from the reload register to the counter.

32.3 Operation in Asynchronous Mode

Figure 32.6 shows the general format for asynchronous serial communications.

One frame consists of a start bit (low level), transmit/receive data, a parity bit, and stop bits (high level).

In asynchronous serial communications, the communications line is usually held in the mark state (high level).

The SCI monitors the communications line. When the SCI detects a low, it regards that as a start bit and starts serial communication.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communications. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transmission and reception. As SCI11 incorporate a FIFO, data can be received and transmitted more efficiently.




Figure 32.6 Data Format in Asynchronous Serial Communications (Example with 8-Bit Data, Parity, 2 Stop Bits)

32.3.1 Serial Data Transfer Format

Table 32.32 lists the serial data transfer formats that can be used in asynchronous mode.

Any of 18 transfer formats can be selected according to the SMR and SCMR setting. For details of multi-processor function, refer to section 32.4, Multi-Processor Communications Function.

Table 32.32 Serial Transfer Formats (Asynchronous Mode)

SCMR Setting SMR Setting					Serial Transfer Format and Frame Length															
CHR1	CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12	13			
0	0	0	0	0	S	9-bit data									STOP					
0	0	0	0	1	S	9-bit data									STOP	STOP				
0	0	1	0	0	S	9-bit data									P	STOP				
0	0	1	0	1	S	9-bit data									P	STOP	STOP			
1	0	0	0	0	S	8-bit data								STOP						
1	0	0	0	1	S	8-bit data								STOP	STOP					
1	0	1	0	0	S	8-bit data								P	STOP					
1	0	1	0	1	S	8-bit data								P	STOP	STOP				
1	1	0	0	0	S	7-bit data							STOP							
1	1	0	0	1	S	7-bit data							STOP	STOP						
1	1	1	0	0	S	7-bit data							P	STOP						
1	1	1	0	1	S	7-bit data							P	STOP	STOP					
0	0	—	1	0	S	9-bit data									MPB	STOP				
0	0	—	1	1	S	9-bit data									MPB	STOP	STOP			
1	0	—	1	0	S	8-bit data								MPB	STOP					
1	0	—	1	1	S	8-bit data								MPB	STOP	STOP				
1	1	—	1	0	S	7-bit data							MPB	STOP						
1	1	—	1	1	S	7-bit data							MPB	STOP	STOP					

S: Start bit
 STOP: Stop bit
 P: Parity bit
 MPB: Multi-processor bit

32.3.2 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a base clock with a frequency of 16 times*1 the bit rate.

In reception, the SCI samples the falling edge of the start bit using the base clock, and performs internal synchronization. Since receive data is sampled at the rising edge of the 8th pulse*1 of the base clock, data is latched at the middle of each bit, as shown in Figure 32.7. Thus the reception margin in asynchronous mode is determined by formula (1) below.

$$M = \left| \left(0.5 - \frac{1}{2N} \right) - (L - 0.5)F - \frac{|D - 0.5|}{N}(1 + F) \right| \times 100 (\%) \quad \dots \text{Formula (1)}$$

M: Reception margin

N: Ratio of bit rate to clock

(N = 16 when SEMR.ABCSE = 0 and SEMR.ABCS = 0, N = 8 when SEMR.ABCSE = 0 and SEMR.ABCS = 1, N = 6 when SEMR.ABCSE = 1)

D: Duty cycle of clock (D = 0.5 to 1.0)

L: Frame length (L = 9 to 13)

F: Absolute value of clock frequency deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined by the formula below.

$$M = \{0.5 - 1/(2 \times 16)\} \times 100 (\%) = 46.875 (\%)$$

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.

Note 1. These are values when the ABCSE and ABCS bits in the SEMR register are 0. When the ABCSE bit is 0 and the ABCS bit is 1, a frequency of 8 times the bit rate is used as a base clock and receive data is sampled at the rising edge of the 4th pulse of the base clock. When the ABCSE bit is 1, a frequency of 6 times the bit rate is used as a base clock and receive data is sampled at the rising edge of the 3rd pulse of the base clock.




Figure 32.7 Receive Data Sampling Timing in Asynchronous Mode

32.3.3 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input to the SCKn pin can be selected as the SCI's transfer clock, according to the setting of the SMR.CM bit and the SCR.CKE[1:0] bits.

When an external clock is input to the SCKn pin, the clock frequency should be 16 times the bit rate (when SEMR.ABCS bit = 0) and 8 times the bit rate (when SEMR.ABCS bit = 1). In addition, when an external clock is specified, the base clock of TMR0 and TMR1 can be selected by the SCIn.SEMR.ACS0 bit (n = 5, 6, 12).

When the SCI is operated on an internal clock, the clock can be output from the SCKn pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in Figure 32.8.




Figure 32.8 Phase Relationship between Output Clock and Transmit Data
(Asynchronous Mode: SMR.CHR = 0, PE = 1, MP = 0, STOP = 1)

32.3.4 Double-Speed Mode and Divide-by-6 Mode

The output clock frequency of the on-chip baud rate generator is doubled by setting the SEMR.BGDM bit to 1, enabling high-speed communication at a doubled bit rate. If the SEMR.ABCS bit is set to 1 under the above condition, the number of base clock cycles changes from 16 to 8, so the bit rate becomes four times faster than the initial state.

When the SEMR.ABCSE bit is set to 1, the number of base clock pulses in 1-bit period becomes 6 and the period of the base clock becomes 1/2, where the bit rate becomes 16/3 times faster compared to a case that all of the ABCS, BDGM, and ABCSE bits are set to 0.

As shown by Formula (1) in section 32.3.2, Receive Data Sampling Timing and Reception Margin in Asynchronous Mode, setting the SEMR.ABCS bit to 1 changes the number of cycles to 8, and the sampling interval becomes longer. This causes the reception margin to decrease. Therefore, setting the SEMR.BGDM bit to 1 and the SEMR.ABCS bit to 0 is recommended instead of setting the SEMR.BGDM bit to 0 and the SEMR.ABCS bit to 1 for high-speed operation at a doubled bit rate.

32.3.5 CTS and RTS Functions

The CTS function is the use of input on the CTSn# pin in transmission control. Setting the SPMR.CTSE bit to 1 enables the CTS function. When the CTS function is enabled, placing the low level on the CTSn# pin causes transmission to start.

Applying the high level to the CTS# pin while transmission is in progress does not affect transmission of the current frame, which continues.

In the RTS function, by using the function of output on the RTSn# pin, a low level is output when reception becomes possible. Conditions for output of the low and high level are shown below.

(a) SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12, and SCI11 when FIFO is Disabled

[Conditions for low-level output]

When the following conditions are all satisfied.

- The SCR.RE bit is 1.
- Reception is not in progress.
- There are no received data yet to be read.
- The ORER, FER, and PER flags in the SSR register are all 0.

[Condition for high-level output]

When the conditions for low-level output are not satisfied.

(b) SCI11 When FIFO is Enabled

[Conditions for low-level output]

When the following conditions are all satisfied.

- The SCR.RE bit is 1.
- The number of data stored in the receive FIFO is less than the threshold (FCR.RTRG[3:0]).
- The SSRFIFO.ORER flag is 0.

[Condition for high-level output]

When the conditions for low-level output are not satisfied.

Note that either one of CTS and RTS can be selected.

32.3.6 Data Match Detection

The data match detection function is available in asynchronous mode for SCI1, SCI5, SCI6, SCI8, SCI9, and SCI11.

When the DCCR.DCME bit is set to 1, the received data is compared with the contents of the CDR.CMPD[8:0] bits*1.

Upon a match of the value, a receive data full interrupt (RXI) request is generated.

When the SMR.MP bit is 0, all received data is compared.

When the SMR.MP bit is set to 1 and if the DCCR.IDSEL bit is 1, only the data in which the multiprocessor bit is 1 is compared and data in which the bit is 0 is ignored. When the DCCR.IDSEL bit is 0, all of the received data is compared regardless of the value of the multiprocessor bit.

The received data is not stored or the flag is not updated until the received data matches with the value of the CDR.CMPD[8:0] bits. When the data is matched, the DCCR.DCME bit is automatically set to 0 and the DCMF flag becomes 1. At this time, if the DCCR.IDSEL bit is 1, the SCR.MPIE bit is automatically set to 0. In addition, an receive data full interrupt (RXI) request is generated when the SCR.RIE bit is 1.

When a framing error is found in the matched data, the DCCR.DFER flag becomes 1. When a parity error is found in the matched data, the DCCR.DPER flag becomes 1. The received data matched with the value of the CDR.CMPD[8:0] bits is not stored in the received buffer or the SSR.RDRF flag (the SSRFIFO.RDF flag when the FCR.FM bit is 1) does not become 1.

After a data match is detected and the DCCR.DCME bit is set to 0, data is normally received.

When the DCCR.DFER or DCCR.DPER flag is 1, a data match is not detected. These flags should be set to 0 before enabling the data match detection function.

Note 1. Only the portion that corresponds to the character length specified by the SMR.CHR and SCMR.CHR1 bits is compared.

Figure 32.9 and Figure 32.10 show examples of data match detection.




Figure 32.9 Example of Data Match Detection (1) Non Multi-Processor Mode




Figure 32.10 Example of Data Match Detection (2) Non Multi-Processor Mode

32.3.7 SCI Initialization (Asynchronous Mode)

Before transmitting and receiving data, start by writing the initial value 00h to the SCR register and then continue through the procedure for SCI given in Figure 32.11 or Figure 32.12. Whenever the operating mode or transfer format is changed, the SCR register must be initialized before the change is made.

When the external clock is used in asynchronous mode, ensure that the clock signal is supplied even during initialization. Note that setting the SCR.RE bit to 0 initializes neither the ORER, FER, PER, and RDRF flags in the SSR register nor registers RDR, RDRH, and RDRL. Note also that the SSRFIFO.TEND flag does not become 1 even when the SCR.TE bit is set to 0.

In addition, note that setting bits TIE, TE, and TEIE in the SCR register to 1 simultaneously leads to the generation of a transmit end interrupt (TEI) request before the generation of a transmit data empty interrupt (TXI) request.




Figure 32.11 Sample SCI Initialization Flowchart (Asynchronous Mode) (for SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12)




Figure 32.12 Sample SCI Initialization Flowchart (Asynchronous Mode, FIFO enabled) (for SCI11)

Figure 32.13 shows an example of data transmission when the SCI is set to asynchronous mode according to the flow described in Figure 32.11 after a reset. When the pin function is set to the TXD pin, it is still high-impedance because the SCR.TE bit is 0. When the transmit data is written after setting the TE bit to 1, a data transmission starts. After the TE bit is set to 1, one frame of high is output from TXD pin (internal wait time) and then the data transmission starts.




Figure 32.13 Example of Data Transmission Timing in Asynchronous Mode

32.3.8 Serial Data Transmission (Asynchronous Mode)

(1) SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12, and SCI11 when FIFO is Disabled

Figure 32.14 to Figure 32.16 show an example of the operation for serial transmission in asynchronous mode. In serial transmission, the SCI operates as described below.

1. The SCI transfers data from the TDR register*¹ to the TSR register when data is written to the TDR register*¹ in the TXI interrupt handling routine. The TXI interrupt request at the beginning of transmission is generated when the SCR.TE bit is set to 1 after the SCR.TIE bit is set to 1 or when these 2 bits are set to 1 simultaneously by a single instruction.
2. Transmission starts after the SPMR.CTSE bit is set to 0 (CTS function is disabled) and a low level on the CTSn# pin causes data transfer from the TDR register*¹ to the TSR register. If the SCR.TIE bit is 1 at this time, a TXI interrupt request is generated. Continuous transmission is obtainable by writing the next transmit data to the TDR register*¹ in the TXI interrupt handling routine before transmission of the current transmit data is completed. When TEI interrupt requests are in use, set the SCR.TIE bit to 0 (a TXI interrupt request is disabled) and the SCR.TEIE bit to 1 (a TEI interrupt request is enabled) after the last of the data to be transmitted are written to the TDR register*¹. *² from the handling routine for TXI requests.
3. Data is sent from the TXDn pin in the following order: start bit, transmit data, parity bit or multi-processor bit (may be omitted depending on the format), and stop bit.
4. The SCI checks for updating of (writing to) the TDR register*³ at the time of stop bit output.
5. When the TDR register*³ is updated, setting of the SPMR.CTSE bit to 0 (CTS function is disabled) or a low level input on the CTSn# pin cause the next transfer of the next transmit data from the TDR register*¹ to the TSR register and sending of the stop bit, after which serial transmission of the next frame starts.
6. If the TDR register*³ is not updated, the SCI sets the SSR.TEND flag to 1, sends the stop bit, and then outputs high to put the line in the mark state. If the SCR.TEIE bit is 1 at this time, the SSR.TEND flag is set to 1 and a TEI interrupt request is generated.

Note 1. Write data not to the TDR register but to the TDRH and TDRL registers when 9-bit data length is selected.

Note 2. Write data in the order from the TDRH register to the TDRL register when 9-bit data length is selected.

Note 3. The SCI checks for updating of the TDRL register only and does not check for updating of the TDRH register when 9-bit data length is selected.

Figure 32.17 shows a sample flowchart for serial transmission in asynchronous mode.




Figure 32.14 Example of Operation for Serial Transmission in Asynchronous Mode (1)
 (with 8-Bit Data, Parity, 1 Stop Bit, CTS Function Not Used, at the Beginning of Transmission)





Figure 32.15 Example of Operation for Serial Transmission in Asynchronous Mode (2)
 (with 8-Bit Data, Parity, 1 Stop Bit, CTS Function Used, at the Beginning of Transmission)



**Figure 32.16 Example of Operation for Serial Transmission in Asynchronous Mode (3)
(with 8-Bit Data, Parity, 1 Stop Bit, CTS Function Not Used, from the Middle of Transmission until
Transmission Completion)**




Figure 32.17 Example of Serial Transmission Flowchart in Asynchronous Mode

(2) SCI11 When FIFO is Enabled

The TXI interrupt request at the beginning of transmission is generated when the SCR.TE and SCR.TIE bits are set to 1 simultaneously.

Set the transmit data to the FTDR register (the FTDR.L register for 7-bit and 8-bit) instead of the TDR register. When data is transferred from the transmit FIFO to the TSR register and if the number of data stored in the transmit FIFO is less than or equal to the threshold (FCR.TTRG[3:0] bits), a transmit data empty interrupt (TXI) request is generated.

Up to 16 minus FDR.T[4:0] frames of transmit data can be set within the TXI interrupt processing routine. When the settings of all transmit data are completed, set the SSRFIFO.TDFE flag to 0.

When the transmit data is set by using the DMAC or DTC, the TDFE flag is automatically set to 0.

When sending a break, use the SPB2IO and SPB2DT bits in the SPTR register. Upon completion of the setting, a break is sent by setting the SCR.TE bit to 0.

32.3.9 Serial Data Reception (Asynchronous Mode)

(1) SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12, and SCI11 when FIFO is Disabled

Figure 32.18 and Figure 32.19 show an example of the operation for serial data reception in asynchronous mode. In serial data reception, the SCI operates as described below.

1. When the value of the SCR.RE bit becomes 1, the output signal on the RTSn# pin goes to the low level.
2. When the SCI monitors the communications line and detects a start bit, it performs internal synchronization, stores receive data in the RSR register, and checks the parity bit and stop bit.
3. If an overrun error occurs, the SSR.ORER flag is set to 1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to the RDR register*1.
4. If a parity error is detected, the SSR.PER flag is set to 1 and receive data is transferred to the RDR register*1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated.
5. If a framing error (when the stop bit is 0) is detected, the SSR.FER flag is set to 1 and receive data is transferred to the RDR register*1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated.
6. When reception finishes successfully, receive data is transferred to the RDR register*1. If the SCR.RIE bit is 1 at this time, an RXI interrupt request is generated. Continuous reception is enabled by reading the receive data transferred to the RDR register*1 in this RXI interrupt handling routine before reception of the next receive data is completed. Reading the received data that have been transferred to the RDR register*1 causes the RTSn# pin to output the low level.

Note 1. Read data not in the RDR register but in the RDRH and RDRL registers when 9-bit data length is selected.

Note 2. The SCI checks for reading of the RDRL register only and does not check for reading of the RDRH register when 9-bit data length is selected.




Figure 32.18 Example of SCI Operation for Serial Reception in Asynchronous Mode (1) (When RTS Function is Not Used) (Example with 8-Bit Data, Parity, 1 Stop Bit)




Figure 32.19 Example of SCI Operation for Serial Reception in Asynchronous Mode (2) (When RTS Function is Used) (Example with 8-Bit Data, Parity, 1 Stop Bit)

Table 32.33 lists the states of the status flags in the SSR register and receive data handling when a receive error is detected.

If a receive error is detected, an ERI interrupt request is generated but an RXI interrupt request is not generated. Data reception cannot be resumed while the receive error flag is 1. Accordingly, set the ORER, FER, and PER flags to 0 before resuming reception. Moreover, be sure to read the RDR (or the RDRL) register during overrun error processing. When a reception is forcibly terminated by setting the SCR.RE bit to 0 during operation, read the RDR (or the RDRL) register because received data which has not yet been read may be left in the RDR (or the RDRL) register. Figure 32.20 and Figure 32.21 show samples of flowcharts for serial data reception.

Table 32.33 Status Flags in the SSR Register and Receive Data Handling

Status Flags in the SSR Register			Receive Data	Receive Error Type
ORER	FER	PER		
1	0	0	Lost	Overrun error
0	1	0	Transferred to the RDR register*1	Framing error
0	0	1	Transferred to the RDR register*1	Parity error
1	1	0	Lost	Overrun error + framing error
1	0	1	Lost	Overrun error + parity error
0	1	1	Transferred to the RDR register*1	Framing error + parity error
1	1	1	Lost	Overrun error + framing error + parity error

Note 1. Read data not in the RDR register but in the RDRH and RDRL registers when 9-bit data length is selected.




Figure 32.20 Example Flowchart of Serial Reception in Asynchronous Mode (1)




Figure 32.21 Example Flowchart of Serial Reception in Asynchronous Mode (2)

(2) SCI11 When FIFO is Enabled

The received data and status flag are read from the FRDR register instead of the RDR register. When reading in byte units, read the FRDR.H register and then the FRDR.L register in this order. Reading the FRDR.L register updates the FER, PER, and RDAT[8:0] bits in the FRDR register. The value of the RDF, ORER, and DR flags in the FRDR register is the same as that of the SSRFIFO register.

When receiving serial data, the SCI operates as follows.

1. If the SCR.RE bit is set to 1 and the RTSn# function is in use, the SCI drives the RTSn# pin low.
2. When the SCI monitors the communications line and detects a start bit, it performs internal synchronization, stores the received data to the RSR register, and checks the parity and stop bits.
3. When there is no space in the receive FIFO, an overrun error occurs. When an overrun error occurs, the SCI sets the SSRFIFO.ORER flag to 1. At this time, if the SCR.RIE bit is 1, an ERI interrupt request is generated. The received data is not transferred to the receive FIFO.
4. When a parity error is detected, the SCI transfers the received data to the receive FIFO and sets the PER flag in the receive FIFO to 1. At this time, if the SCR.RIE bit is 1, an ERI interrupt request is generated.
5. When a framing error (the stop bit is 0) is detected, the SCI transfers the received data to the receive FIFO and sets the FER flag in the receive FIFO to 1. At this time, if the SCR.RIE bit is 1, an ERI interrupt request is generated.
6. When a framing error is detected and the following one-frame data received is all 0s, the SCI stops receiving operation.
7. If the number of data stored in the receive FIFO is less than the threshold (FCR.RTRG[3:0] bits) and reception of the next frame is not completed even after 15 etus have elapsed from the stop bit of the previously received frame, the SSRFIFO.DR flag is set to 1. At this time, if the SCR.RIE bit is 1, an RXI interrupt request (when the FCR.DRES bit is 0) or an ERI interrupt request (when the FCR.DRES bit is 1) is generated.
8. When the frame is successfully received, the SCI transfers the received data to the receive FIFO. If the number of data stored in the receive FIFO is equal to or greater than the threshold (FCR.RTRG[3:0] bits), the SCI sets the SSRFIFO.RDF flag to 1. At this time, if the SCR.RIE bit is 1, an RXI interrupt request is generated. Using the RXI interrupt processing routine allows reading of the received data in the RDRF register before an overrun error occurs, thus enabling the sequence reception of data. When the received data that have been transferred to the receive FIFO are read and the number of unread data is less than the value of the FCR.RSTRG[3:0] bits, the SCI drives the RTSn# pin low.

32.4 Multi-Processor Communications Function

Using the multi-processor communication functions enables to transmit and receive data by sharing a communication line between multiple processors by using asynchronous serial communication in which the multi-processor bit is added. In multi-processor communication, a unique ID code is allocated to each receiving station. Serial communication cycles consist of an ID transmission cycle to specify the receiving station and a data transmission cycle to transmit data to the specified receiving station. The multi-processor bit is used to distinguish between the ID transmission cycle and the data transmission cycle. When the multi-processor bit is set to 1, it indicates the ID transmission cycle and when the multi-processor bit is set to 0, it indicates the data transmission cycle. Figure 32.22 shows an example of communication between processors by using a multi-processor format. First, a transmitting station transmits communication data in which the multi-processor bit set to 1 is added to the ID code of the receiving station. Next, the transmitting station transmits the communication data in which the multi-processor bit set to 0 is added to the transmit data. Upon receiving the communication data in which the multi-processor bit is set to 1, the receiving station compares the received ID with the ID of the receiving station itself and if the two match, receives the communication data that is subsequently transmitted. If the received ID does not match with the ID of the receiving station, the receiving station skips the communication data until again receiving the communication data in which the multi-processor bit is set to 1.

(1) SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12, and SCI11 when FIFO is Disabled

For supporting this function, the SCI provides the SCR.MPIE bit. When the MPIE bit is set to 1, transfer of receive data from the RSR register to the RDR register (the RDRH and RDRL registers when 9-bit data length is selected), detection of a receive error, and setting the respective status flags RDRF, ORER, and FER in the SSR register are disabled until reception of data in which the multi-processor bit is set to 1. Upon receiving a reception character in which the multi-processor bit is set to 1, the SSR.MPB bit is set to 1 and the SCR.MPIE bit is automatically cleared, thus returning to a normal reception operation. During this time, an RXI interrupt is generated if the SCR.RIE bit is 1. When the multi-processor format is specified, specification of the parity bit is disabled. Apart from this, there is no difference from the operation in the normal asynchronous mode. A clock which is used for the multi-processor communication is also the same as the clock used in the normal asynchronous mode.




Figure 32.22 An Example of Communication using the Multi-Processor Format (Example of Transmission of Data AAh to Receiving Station A)

(2) SCI11 When FIFO is Enabled

In transmitting data, the SCI uses the FTDR.MPBT bit instead of the SSR.MPBT bit. Set a value and the transmit data to the FTDR register at the same timing.

In receiving data, the SCI uses the FRDR.MPB flag instead of the SSR.MPB flag. Upon completion of data reception, when the data in the RSR register is stored to the receive FIFO, the value of the multi-processor bit is stored at the same time.

Setting the SCR.MPIE bit to 1 disables transfer of the received data from the RSR register to the receive FIFO, detection of receive errors, and settings of the RDF, ORER, or FER flag in the SSRFIFO register until the data in which the multi-processor bit has the value 1 is received.

When the reception character in which the multi-processor bit has the value 1 is received, the multi-processor bit and received data are stored in the receive FIFO and the SCR.MPIE bit is set to 0, and then the SCI returns to the normal reception operation. At this time, if the SCR.RIE bit is 1, an RXI interrupt is generated.

When the multi-processor format is specified, setting of the parity bit is disabled. Specifying a format other than that, the serial transfer format is the same as that in normal asynchronous mode.

32.4.1 Multi-Processor Serial Data Transmission

Figure 32.23 is a sample flowchart of multi-processor data transmission. In the ID transmission cycle, the ID should be transmitted with the SSR.MPBT bit set to 1. In the data transmission cycle, the data should be transmitted with the MPBT bit set to 0. The other operations are the same as the operations in asynchronous mode.




Figure 32.23 Example of Multi-Processor Serial Transmission Flowchart

32.4.2 Multi-Processor Serial Data Reception

Figure 32.25 and Figure 32.26 are sample flowcharts of multi-processor data reception. When the SCR.MPIE bit is set to 1, reading the communication data is skipped until reception of the communication data in which the multi-processor bit is set to 1. When the communication data in which the multi-processor bit is set to 1 is received, the received data is transferred to the RDR register (the RDRH and RDRL registers when 9-bit data length is selected). During this time, the RXI interrupt request is generated. The other operations are the same as the operations in asynchronous mode. Figure 32.24 is the example of operation for reception.




Figure 32.24 Example of SCI Reception (8-Bit Data/Multi-Processor Bit/1 Stop Bit)




Figure 32.25 Example of Multi-Processor Serial Reception Flowchart (1)




Figure 32.26 Example of Multi-Processor Serial Reception Flowchart (2)

32.5 Operation in Clock Synchronous Mode

Figure 32.27 shows the data format for clock synchronous serial data communications.

In clock synchronous mode, data is transmitted or received in synchronization with clock pulses. One character in transfer data consists of 8-bit data. In clock synchronous mode, no parity bit can be added.

In data transmission, the SCI outputs data from one falling edge of the synchronization clock to the next. In data reception, the SCI receives data in synchronization with the rising edge of the synchronization clock. After 8-bit data is output, the communication line holds the last bit output state.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communications by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that the next transmit data can be written during transmission or the previous receive data can be read during reception, enabling continuous data transfer.




Figure 32.27 Data Format in Clock Synchronous Serial Communications (LSB First)

32.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCKn pin can be selected, according to the setting of the SCR.CKE[1:0] bits.

When the SCI is operated on an internal clock, the synchronization clock is output from the SCKn pin. Eight synchronization clock pulses are output in the transfer of one character, and when no transfer is performed the clock is held high. However, when only data reception is performed while the CTS function is disabled, the synchronization clock output is started at the same time when the SCR.RE bit set to 1. The synchronization clock is stopped at the high level when an overrun error occurs or the SCR.RE bit is set to 0.

When only data reception is performed and the CTS function is enabled, the clock output is not started even when the SCR.RE bit set to 1 if the CTSn# pin input is high when the SCR.RE bit is 0. The synchronization clock output is started when the SCR.RE bit is set to 1 and the CTSn# pin input is low. After that, if the CTSn# pin input is high on completion of the frame reception, the synchronization clock output is stopped at the high level. If the CTSn# pin input continues to be low, the synchronization clock is stopped at the high level when an overrun error occurs or the SCR.RE bit is set to 0.

32.5.2 CTS and RTS Functions

In the CTS function, CTSn# pin input is used to control reception/transmission start when the clock source is the internal clock. Setting the SPMR.CTSE bit to 1 enables the CTS function.

When the CTS function is enabled, placing the low level on the CTSn# pin causes reception/transmission to start. Applying the high level to the CTS# pin while reception/transmission are in progress does not affect reception/transmission of the current frame, which continues.

In the RTS function, RTSn# pin output is used to request reception/transmission start when the clock source is an external synchronizing clock. A low level is output when serial communications become possible. Conditions for output of the low and high level are shown below.

(a) SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12, and SCI11 when FIFO is Disabled

[Conditions for low-level output]

When the following conditions are all satisfied.

- The SCR.RE or SCR.TE bit is 1.
- Transmission or reception is not in progress.
- There are no received data yet to be read (when the SCR.RE bit is 1).
- Untransmitted data is present (when the SCR.TE bit is 1).
- The SSR.ORER flag is 0.

[Condition for high-level output]

The conditions for low-level output have not been satisfied.

(b) SCI11 When FIFO is Enabled

[Conditions for low-level output]

When the following conditions are all satisfied.

- The SCR.RE or SCR.TE bit is 1.
- Transmission or reception is not in progress.
- The number of data stored in the receive FIFO is less than the threshold (FCR.RTRG[3:0] bits) (when the SCR.RE bit is 1).
- Untransmitted data is present (when the SCR.TE bit is 1).
- The SSRFIFO.ORER flag is 0.

[Condition for high-level output]

When the conditions for low-level output are not satisfied.

32.5.3 SCI Initialization (Clock Synchronous Mode)

Before transmitting and receiving data, start by writing the initial value 00h to the SCR register and then continue through the procedure for SCI given in Figure 32.28. Whenever the operating mode or transfer format is changed, the SCR register must be initialized before the change is made.

Note that setting the SCR.RE bit to 0 initializes neither the ORER, FER, and PER flags in the SSR register nor the RDR register.




Figure 32.28 Example of SCI Initialization Flowchart (Clock Synchronous Mode)

32.5.4 Serial Data Transmission (Clock Synchronous Mode)

(1) SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12, and SCI11 when FIFO is Disabled

Figure 32.29, Figure 32.30, and Figure 32.31 show an example of the operation for serial transmission in clock synchronous mode.

In serial data transmission, the SCI operates as described below.

1. The SCI transfers data from the TDR register to the TSR register when data is written to the TDR register in the TXI interrupt handling routine. The TXI interrupt request at the beginning of transmission is generated when the SCR.TE bit is set to 1 after the SCR.TIE bit is set to 1 or when these 2 bits are set to 1 simultaneously by a single instruction.
2. After transferring data from the TDR register to the TSR register, the SCI starts transmission. When the SCR.TIE bit is set to 1 at this time, a TXI interrupt request is generated. Continuous transmission is enabled by writing the next transmit data to the TDR register in this TXI interrupt handling routine before transmission of the current transmit data has finished. When TEI interrupt requests are in use, set the SCR.TIE bit to 0 (a TXI interrupt request is disabled) and the SCR.TEIE bit to 1 (a TEI interrupt request is enabled) after the last of the data to be transmitted are written to the TDR register from the handling routine for TXI requests.
3. 8-bit data is sent from the TXDn pin in synchronization with the output clock when clock output mode has been specified and in synchronization with the input clock when use of an external clock has been specified. Output of the clock signal is suspended until the input CTS signal is at the low level while the SPMR.CTSE bit is 1 (CTS function is enabled).
4. The SCI checks for updating of (writing to) the TDR register at the time of the last bit output.
5. When TDR is updated, the next transmit data is transferred from the TDR register to the TSR register, and serial transmission of the next frame is started.
6. If the TDR register is not updated, set the SSR.TEND flag to 1 and the TXDn pin retains the output state of the last bit. If the SCR.TEIE bit is 1 at this time, a TEI interrupt request is generated. The SCKn pin is held high.

Figure 32.32 shows a sample flowchart of serial data transmission.

Transmission will not start while a receive error flag (ORER, FER, or PER in the SSR register) is set to 1. Be sure to set the receive error flags to 0 before starting transmission. Note that setting the SCR.RE bit to 0 does not clear the receive error flags.




Figure 32.29 Example of Serial Data Transmission in Clock Synchronous Mode When the CTS Function is Not Used at the Beginning of Transmission




Figure 32.30 Example of Serial Data Transmission in Clock Synchronous Mode When the CTS Function is Used at the Beginning of Transmission




Figure 32.31 Example of Serial Data Transmission in Clock Synchronous Mode from the Middle of Transmission until Transmission Completion




Figure 32.32 Example Flowchart of Serial Transmission in Clock Synchronous Mode

(2) SCI11 When FIFO is Enabled

Set the transmit data in the FTDR register (FTDR.L register) instead of the TDR register. When data is transferred from the transmit FIFO to the TSR register and if the number of data stored in the transmit FIFO is less than or equal to the threshold (FCR.TTRG[3:0] bits), a transmit data empty interrupt (TXI) request is generated.

Up to 16 minus FDR.T[4:0] frames of transmit data can be set within the TXI interrupt processing routine. When the settings of all transmit data are completed, set the SSRFIFO.TDFE flag to 0.

When the transmit data is set by using the DMAC or DTC, the TDFE flag is automatically set to 0.

When transmitting serial data, the SCI operates as follows.

1. When the SCR.TIE and SCR.TE bits are simultaneously set to 1, a TXI interrupt request is generated. Up to 16 minus FDR.T[4:0] bytes of transmit data can be set in the FTDR register (FTDR.L register) within the TXI interrupt processing routine.
2. After the transmit data is written to the FTDR register, the SCI starts transmission by transferring the data to the TSR register in sequence starting from the top of the transmit FIFO. When the number of untransmitted data in the transmit FIFO is less than or equal to the specified threshold (FCR.TTRG[3:0] bits), the SSRFIFO.TDFE flag is set to 1. At this time, if the SCR.TIE bit is 1, a TXI interrupt request is generated. Writing the transmit data to the FTDR register by using the TXI interrupt processing routine before the transmit FIFO becomes empty enables sequence transmission. When a TEI interrupt request is used, the SCI writes the last transmit data to the FTDR register by using the TXI interrupt processing routine, and then sets the SCR.TIE bit to 0 and the SCR.TEIE bit to 1.
3. The SCI outputs 8-bits of data from the TXDn pin in synchronization with the clock for output when the SCR.CKE[1] bit is 0 (internal clock) and in synchronization with the clock for input when the SCR.CKE[1] bit is 1 (external clock). When the SPMR.CTSE bit is 1 (with the CTS function enabled), the SCI waits until the low is input to the CTSn# pin and starts transmission.
4. The SCI checks whether any untransmitted data is in the transmit FIFO when it transmits the last bit.
5. When any untransmitted data is in the transmit FIFO, the SCI transfers the data to the TSR register from the transmit FIFO and starts transmission of the next frame data.
6. When no untransmitted data remains in the transmit FIFO, the SCI sets the SSRFIFO.TEND flag to 1 and stops shifting by the TSR register. At this time, if the SCR.TEIE bit is 1, a TEI interrupt request is generated. The TXDn pin is fixed to the value of the last bit of the last transmitted data and the SCKn pin is fixed to high.

32.5.5 Serial Data Reception (Clock Synchronous Mode)

(1) SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12, and SCI11 when FIFO is Disabled

Figure 32.33 and Figure 32.34 show an example of SCI operation for serial reception in clock synchronous mode. In serial data reception, the SCI operates as described below.

1. The value of the SCR.RE bit becoming 1 places the signal output on the RTSn# pin at the low level (when the RTS function is in use).
2. The SCI performs internal initialization and starts receiving data in synchronization with a synchronization clock input or output, and stores the receive data in the RSR register.
3. If an overrun error occurs, the SSR.ORER flag is set to 1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to the RDR register.
4. When reception finishes successfully, receive data is transferred to the RDR register. If the SCR.RIE bit is 1 at this time, an RXI interrupt request is generated. Continuous reception is enabled by reading the receive data transferred to the RDR register in this RXI interrupt handling routine before reception of the next receive data is completed. Reading out the received data that have been transferred to the RDR register causes the RTSn# pin to output the low level (when the RTS function is in use).




Figure 32.33 Example of Operation for Serial Reception in Clock Synchronous Mode (1) (When RTS Function is Not Used)




Figure 32.34 Example of Operation for Serial Reception in Clock Synchronous Mode (2) (When RTS Function is Used)

Data transfer cannot be resumed while a receive error flag is 1. Accordingly, clear the ORER, FER, and PER flags in the SSR register before resuming reception. Moreover, be sure to read the RDR register during overrun error processing. When a reception is forcibly terminated by setting the SCR.RE bit to 0 during operation, read the RDR register because received data which has not yet been read may be left in the RDR register.

Figure 32.35 shows a sample flowchart for serial data reception.




Figure 32.35 Example Flowchart of Serial Reception in Clock Synchronous Mode

(2) SCI11 When FIFO is Enabled

The received data and status flag are read from the FRDR register instead of the RDR register. When reading in byte units, read the FRDR.H register and then the FRDR.L register in this order. Reading the FRDR.L register updates the FRDR.RDAT[7:0] bits. The value of the RDF and ORER flags in the FRDR register is the same as that of the SSRFIFO register.

When receiving serial data, the SCI operates as follows.

1. If the SCR.RE bit is set to 1 and the RTSn# function is in use, the SCI drives the RTSn# pin low.
2. The SCI starts receiving data in synchronization with the clock input or output and stores the received data in the RSR register.
3. When there is no space in the receive FIFO, an overrun error occurs. When an overrun error occurs, the SCI sets the SSRFIFO.ORER flag to 1. At this time, if the SCR.RIE bit is 1, an ERI interrupt request is generated. The received data is not transferred to the receive FIFO.
4. When the data is successfully received, the SCI transfers the received data to the receive FIFO. If the number of data stored in the receive FIFO is equal to or greater than the threshold (FCR.RTRG[3:0] bits), the SCI sets the SSRFIFO.RDF flag to 1. At this time, if the SCR.RIE bit is 1, an RXI interrupt request is generated. Using the RXI interrupt processing routine allows reading of the received data in the RDRF register before an overrun error occurs, thus enabling the sequence reception of data. When the received data that have been transferred to the receive FIFO are read and the number of unread data is less than the value of the FCR.RSTRG[3:0] bits, the SCI drives the RTSn# pin low.

32.5.6 Simultaneous Serial Data Transmission and Reception (Clock Synchronous Mode)

Figure 32.36 shows a sample flowchart for simultaneous serial transmit and receive operations in clock synchronous mode.

After initializing the SCI, the following procedure should be used for simultaneous serial data transmit and receive operations.

To switch from transmit mode to simultaneous transmit and receive mode, check that the SCI has finished transmission by reading that the SSR.TEND flag is 1, and then initialize the SCR register. Then set the TIE, RIE, TE, and RE bits in the SCR register to 1 simultaneously by a single instruction.

To switch from receive mode to simultaneous transmit and receive mode, check that the SCI has finished reception, and then set the RIE and RE bits to 0. Then check that the receive error flags (ORER, FER, and PER in the SSR register) are 0, and then set the TIE, RIE, TE, and RE bits in the SCR register to 1 simultaneously by a single instruction.




Figure 32.36 Example Flowchart of Simultaneous Serial Transmission and Reception in Clock Synchronous Mode

32.6 Operation in Smart Card Interface Mode

The SCI supports smart card (IC card) interfaces conforming to ISO/IEC 7816-3 (standard for Identification Cards), as an extended function of the SCI.

Smart card interface mode can be selected using the appropriate register.

32.6.1 Sample Connection

Figure 32.37 shows a sample connection between a smart card (IC card) and this MCU.

As in the figure, since this MCU communicates with an IC card using a single transmission line, interconnect the TXDn and RXDn pins and pull up the data transmission line to VCC using a resistor.

Setting the TE and RE bits in the SCR register to 1 with an IC card disconnected enables closed transmission/reception allowing self-diagnosis.

To supply an IC card with the clock pulses generated by the SCI, input the SCKn pin output to the CLK pin of an IC card. The output port of the this MCU can be used to output a reset signal.




Figure 32.37 Sample Connection with a Smart Card (IC Card)

32.6.2 Data Format (Except in Block Transfer Mode)

Figure 32.38 shows the data transfer formats in smart card interface mode.

- One frame consists of 8-bit data and a parity bit in asynchronous mode.
- During transmission, at least 2 etu (elementary time unit: time required for transferring 1 bit) is secured as a guard time from the end of the parity bit until the start of the next frame.
- If a parity error is detected during reception, a low-level error signal is output for 1 etu after 10.5 etu has passed from the start bit.
- If an error signal is sampled during transmission, the same data is automatically retransmitted after at least 2 etu.




Figure 32.38 Data Formats in Smart Card Interface Mode

For communications with IC cards of the direct convention type and inverse convention type, follow the procedure below.

(1) Direct Convention Type

For the direct convention type, logic levels 1 and 0 correspond to states Z and A, respectively, and data is transferred with LSB first as the start character, as shown in Figure 32.39. Therefore, data in the start character in the figure is 3Bh. When using the direct convention type, write 0 to both the SDIR and SINV bits in the SCMR register. Write 0 to the SMR.PM bit in order to use even parity, which is prescribed by the smart card standard.




Figure 32.39 Direct Convention (SCMR.SDIR bit = 0, SCMR.SINV bit = 0, SMR.PM bit = 0)

(2) Inverse Convention Type

For the inverse convention type, logic levels 1 and 0 correspond to states A and Z, respectively and data is transferred with MSB first as the start character, as shown in Figure 32.40. Therefore, data in the start character in the figure is 3Fh. When using the inverse convention type, write 1 to both the SDIR and SINV bits in the SCMR register. The parity bit is logic level 0 to produce even parity, which is prescribed by the smart card standard, and corresponds to state Z. Since the SINV bit of the this MCU only inverts data bits D7 to D0, write 1 to the SMR.PM bit to invert the parity bit for both transmission and reception.




Figure 32.40 Inverse Convention (SCMR.SDIR bit = 1, SCMR.SINV bit = 1, SMR.PM bit = 1)

32.6.3 Block Transfer Mode

Block transfer mode is different from non-block transfer mode in the following respects.

- Even if a parity error is detected during reception, no error signal is output. Since the SSR.PER flag is set by error detection, clear the PER flag before receiving the parity bit of the next frame.
- During transmission, at least 1 etu is secured as a guard time from the end of the parity bit until the start of the next frame.
- Since the same data is not retransmitted during transmission, the SSR.TEND flag is set 11.5 etu after transmission start.
- In block transfer mode, the SSR.ERS flag indicates the error signal status as in non-block transfer mode, but the flag is read as 0 because no error signal is transferred.

32.6.4 Receive Data Sampling Timing and Reception Margin

Only the base clock generated by the on-chip baud rate generator can be used as a transmit/receive clock in smart card interface mode.

In this mode, the SCI can operate on a base clock with a frequency of 32, 64, 372, 256, 93, 128, 186, or 512 times the bit rate according to the settings of the SCMR.BCP2 bit and the SMR.BCP[1:0] bits.

For data reception, the falling edge of the start bit is sampled with the base clock to perform synchronization. Receive data is sampled on the 16th, 32nd, 186th, 128th, 46th, 64th, 93rd, and 256th rising edges of the base clock so that it can be latched at the middle of each bit as shown in Figure 32.41. The reception margin here is determined by the following formula.

$$M = \left| \left(0.5 - \frac{1}{2N} \right) - (L - 0.5)F - \frac{|D - 0.5|}{N}(1 + F) \right| \times 100 (\%)$$

- M: Reception margin (%)
- N: Ratio of bit rate to clock (N = 32, 64, 372, 256)
- D: Duty cycle of clock (D = 0 to 1.0)
- L: Frame length (L = 10)
- F: Absolute value of clock frequency deviation

Assuming values of F = 0, D = 0.5, and N = 372 in the above formula, the reception margin is determined by the formula below.

$$M = \{ 0.5 - 1/(2 \times 372) \} \times 100 (\%) = 49.866 (\%)$$




Figure 32.41 Receive Data Sampling Timing in Smart Card Interface Mode (When Clock Frequency is 372 Times the Bit Rate)

32.6.5 SCI Initialization (Smart Card Interface Mode)

Initialize the SCI following the example of flowchart shown in Figure 32.42.

Initialize the SCR and SSR registers before switching from transmit mode to receive mode and vice versa. When not changing the bit rate, it is not necessary to set the CKE[1:0] bits to 00b. Even if the RE bit is set to 0, the RDR register is not initialized.

To change receive mode to transmit mode, first check that reception has completed, and then execute steps [1] and [3] in Figure 32.42. Set TE = 1 and RE = 0 at step [11]. Reception completion can be verified by reading the RXI request, SSR.ORER, or SSR.PER flag.

To change transmit mode to receive mode, first check that transmission has completed, and then execute steps [1] and [3] in Figure 32.42. Set TE = 0 and RE = 1 at step [11]. Transmission completion can be verified by reading the SSR.TEND flag.




Figure 32.42 Example of SCI Initialization Flowchart (Smart Card Interface Mode)

Figure 32.43 shows an example of data transmission when the SCI is set to smart card interface mode according to the flow described in Figure 32.42 after a reset. When the pin functions are set to the SCK and TXD pins, they are still high-impedance because the SCR.CKE[0] and SCR.TE bits are 0. When the CKE[0] bit is set to 1, clock is output from the SCK pin. When the transmit data is written after setting the TE bit to 1, a data transmission starts. After the TE bit is set to 1, one frame of high-impedance is output from TXD pin (internal wait time) and then the data transmission starts. In smart card interface mode, the clock is continuously output while the CKE[0] bit is set to 1 (clock output) even if both the TE and RE bits are set to 0.




Figure 32.43 Example of Data Transmission Timing in Smart Card Interface Mode

32.6.6 Serial Data Transmission (Except in Block Transfer Mode)

Serial data transmission in smart card interface mode (except in block transfer mode), in that an error signal is sampled and data can be retransmitted, is different from that in non-smart card interface mode. Figure 32.44 shows the data retransmit operation during transmission.




Figure 32.44 Data Retransmit Operation in SCI Transmit Mode

- (1) When an error signal from the receiver end is sampled after one-frame data has been transmitted, the SSR.ERS flag is set to 1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated. Clear the ERS flag before the next parity bit is sampled.
- (2) For a frame in which an error signal is received, the SSR.TEND flag is not set. Data is retransferred from the TDR register to the TSR register allowing automatic data retransmission.
- (3) If no error signal is returned from the receiver, the ERS flag is not set to 1.
- (4) In this case, the SCI judges that transmission of one-frame data (including retransmission) has been completed, and the TEND flag is set. If the SCR.TIE bit is 1 at this time, a TXI interrupt request is generated. Writing transmit data to the TDR register starts transmission of the next data.

Figure 32.45 shows a sample flowchart of serial transmission.




Figure 32.45 Sample Smart Card Interface Transmission Flowchart

All the processing steps are automatically performed using a TXI interrupt request to activate the DTC or DMAC. When the SSR.TEND flag is set to 1 in transmission, if the SCR.TIE bit is 1, a TXI interrupt request is generated. The DTC or DMAC is activated by a TXI interrupt request if the TXI interrupt request is specified as a source of DTC or DMAC activation beforehand, allowing transfer of transmit data. The TEND flag is automatically set to 0 when the DTC or DMAC transfers the data.

If an error occurs, the SCI automatically retransmits the same data. During this retransmission, the TEND flag is kept to 0 and the DTC or DMAC is not activated. Therefore, the SCI and DTC or DMAC automatically transmit the specified number of bytes, including retransmission in the case of error occurrence. However, since the ERS flag is not automatically cleared, set the RIE bit to 1 beforehand to enable an ERI interrupt request to be generated at error occurrence, and clear the ERS flag.

When transmitting/receiving data using the DTC or DMAC, be sure to make settings to enable the DTC or DMAC before making SCI settings.

For DTC or DMAC settings, refer to section 18, Data Transfer Controller (DTCa), section 17, DMA Controller (DMACAa).

Note that the SSR.TEND flag is set in different timings depending on the SMR.GM bit setting. Figure 32.46 shows the TEND flag generation timing.




Figure 32.46 SSR.TEND Flag Generation Timing during Transmission

32.6.7 Serial Data Reception (Except in Block Transfer Mode)

Serial data reception in smart card interface mode is similar to that in non-smart card interface mode. Figure 32.47 shows the data retransmit operation in receive mode.




Figure 32.47 Data Retransmit Operation in SCI Receive Mode (Data Retransmit Operation during Reception)

- (1) If a parity error is detected in receive data, the SSR.PER flag is set to 1. When the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated. Clear the PER flag before the next parity bit is sampled.
- (2) For a frame in which a parity error is detected, no RXI interrupt is generated.
- (3) When no parity error is detected, the SSR.PER flag is not set to 1.
- (4) In this case, data is determined to have been received successfully. When the SCR.RIE bit is 1, an RXI interrupt request is generated.

Figure 32.48 shows a sample flowchart for serial data reception.




Figure 32.48 Sample Smart Card Interface Reception Flowchart

All the processing steps are automatically performed using an RXI interrupt request to activate the DTC or DMAC.

In reception, setting the RIE bit to 1 allows an RXI interrupt request to be generated. The DTC or DMAC is activated by an RXI interrupt request if the RXI interrupt request is specified as a source of DTC or DMAC activation beforehand, allowing transfer of receive data.

If an error occurs during reception and either the ORER or PER flag in the SSR register is set to 1, a receive error interrupt (ERI) request is generated. Clear the error flag after the error occurrence. If an error occurs, the DTC or DMAC is not activated and receive data is skipped. Therefore, the number of bytes of receive data specified in the DTC or DMAC is transferred.

Even if a parity error occurs and the PER flag is set to 1 during reception, receive data is transferred to the RDR register, thus allowing the data to be read.

When a reception is forcibly terminated by setting the SCR.RE bit to 0 during operation, read the RDR register because the received data which has not yet been read may be left in the RDR register.

Note 1. For operations in block transfer mode, refer to section 32.3, Operation in Asynchronous Mode.

32.6.8 Clock Output Control

Clock output can be fixed to high or low using the SCR.CKE[1:0] bits when the SMR.GM bit is 1. When the CKE[1:0] bits are set to 01b (clock output), the base clock is output from the SCK pin. For the settings of the base clock frequency (bit rate), refer to section 32.2.13, Bit Rate Register (BRR). When the CKE[1:0] bits are set to 00b (output fixed low) or 10b (output fixed to high), the SCK pin can be fixed to low or high.

Figure 32.49 shows a timing chart when the clock output is controlled.

If changing the CKE[1:0] bits while the SMR.GM bit is 0 (non-GSM mode), a pulse of unexpected width may output from SCK pin because the result is immediately reflected to the SCK pin.




Figure 32.49 Clock Output Control

32.7 Operation in Simple I²C Mode

Simple I²C-bus format is composed of 8 data bits and an acknowledge bit. By continuing into a slave-address frame after a start condition or restart condition, a master device is able to specify a slave device as the partner for communications. The currently specified slave device remains valid until a new slave device is specified or a stop condition is satisfied.

The 8 data bits in all frames are transmitted in order from the MSB.

The I²C-bus format and timing of the I²C-bus are shown in Figure 32.50 and Figure 32.51.




Figure 32.50 I²C-bus Format




Figure 32.51 I²C-bus Timing (When SLA is 7 Bits)

- S: Indicates a start condition, i.e. the master device changing the level on the SSDAn line from the high to the low level while the SSCLn line is at the high level.
- SLA: Indicates a slave address, by which the master device selects a slave device.
- R/W#: Indicates the direction of transfer (reception or transmission). The value 1 corresponds to transfer from the slave device to the master device and 0 corresponds to transfer from the master device to the slave device.
- A/A#: Indicates an acknowledge bit. This is returned by the slave device for master transmission and by the master device for master reception. Return of the low level indicates ACK and return of the high level indicates NACK.
- Sr: Indicates a restart condition, i.e. the master device changing the level on the SSDAn line from the high to the low level while the SSCLn line is at the high level and after the setup time has elapsed.
- DATA: Indicates the data being received or transmitted.
- P: Indicates a stop condition, i.e. the master device changing the level on the SSDAn line from the low to the high level while the SSCLn line is at the high level.

32.7.1 Generation of Start, Restart, and Stop Conditions

Writing 1 to the SIMR3.IICSTAREQ bit causes the generation of a start condition. The generation of a start condition proceeds through the following operations.

- The level on the SSDAn line falls (from the high level to the low level) and the SSCLn line is kept in the released state.
- The hold time for the start condition is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The level on the SSCLn line falls (from the high level to the low level), the SIMR3.IICSTAREQ bit is set (to 0), and a start-condition generated interrupt is output.

Writing 1 to the SIMR3.IICRSTAREQ bit causes the generation of a restart condition. The generation of a restart condition proceeds through the following operations.

- The SSDAn line is released and the SSCLn line is kept at the low level.
- The period at low level for the SSCLn line is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The SSCLn line is released (transition from the low to the high level).
- Once the high level on the SSCLn line is detected, the setup time for the restart condition is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The level on the SSDAn line falls (from the high level to the low level).
- The hold time for the restart condition is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The level on the SSCLn line falls (from the high level to the low level), the SIMR3.IICRSTAREQ bit is set (to 0), and a restart-condition generated interrupt is output.

Writing 1 to the SIMR3.IICSTPREQ bit causes the generation of a stop condition. The generation of a stop condition proceeds through the following operations.

- The level on the SSDAn line falls (from the high level to the low level) and the SSCLn line is kept at the low level.
- The period at low level for the SSCLn line is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The SSCLn line is released (transition from the low to the high level).
- Once the high level on the SSCLn line is detected, the setup time for the stop condition is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The SSDAn is released (transition from the low to the high level), the SIMR3.IICSTPREQ bit is set (to 0), and a stop-condition generated interrupt is output.

Figure 32.52 shows the timing of operations in the generation of start, restart, and stop conditions.




Figure 32.52 Timing of Operations in the Generation of Start, Restart, and Stop Conditions

32.7.2 Clock Synchronization

The SSCLn line may be placed at the low level in the case of a wait inserted by a slave device as the other side of transfer. Setting the SIMR2.IICCSC bit to 1 applies control to obtain synchronization when the levels of the internal SSCLn clock signal and the level being input on the SSCLn pin differ.

When the SIMR2.IICCSC bit is set to 1, the level of the internal SSCLn clock signal changes from low to high, counting to determine the period at high level is stopped while the low level is being input on the SSCLn pin, and counting to determine the period at high level starts after the transition of the input on the SSCLn pin to the high level. The interval from this time until counting to determine the period at high level starts on the transition of the SSCLn pin to the high level is the total of the delay of SSCLn output, delay for noise filtering of the input on the SSCLn pin (2 or 3 cycles of sampling clock for the noise filter), and delay for internal processing (1 or 2 cycles of PCLK). The period at high level of the internal SSCLn clock is extended even if other devices are not placing the low level on the SSCLn line. If the SIMR2.IICCSC bit is 1, synchronization is obtained for the transmission and reception of data by taking the logical AND of the input on the SSCLn pin and the internal SSCLn clock. If the SIMR2.IICCSC bit is 0, synchronization with the internal SSCLn clock is obtained for the transmission and reception of data.

If a slave device inserts a period of waiting into the interval until the transition of the internal SSCLn clock signal from the low to the high level after a request for the generation of a start, restart, or stop condition is issued, the time until generation is prolonged by that period.

If a slave device inserts a period of waiting after the transition of the internal SSCLn clock signal from the low to the high level, although the generation-completed interrupt is issued without stopping the period of waiting, generation of the condition itself is not guaranteed. Figure 32.53 shows an example of operations to synchronize the clocks.




Figure 32.53 Example of Operations for Clock Synchronization

32.7.3 SSDA Output Delay

The SIMR1.IICDL[4:0] bits can be used to set a delay for output on the SSDAn pin relative to falling edges of output on the SSCLn pin. Delay-time settings from 0 to 31 are selectable, representing periods of the corresponding numbers of cycles of the clock signal from the on-chip baud rate generator (derived by frequency-dividing the base clock, PCLK, by the divisor selected by the SMR.CKS[1:0] bits). A delay for output on the SSDAn pin is for the start condition/restart condition/stop condition signal, 8-bit transmit data, and an acknowledge bit.

If the SSDA output delay is shorter than the time for the level on the SSCLn pin to fall, the change of the output on the SSDAn pin will start while the output level on the SSCLn pin is falling, creating a possibility of erroneous operation for slave devices. Ensure that settings for the delay of output on the SSDAn pin are for times greater than the time output on the SSCLn pin takes to fall (300 ns for I²C-bus in normal mode and fast mode).

Figure 32.54 shows the timing of delays in SSDA output.




Figure 32.54 Timing of Delays in SSDA Output

32.7.4 SCI Initialization (Simple I²C Mode)

Before transferring data, write the initial value (00h) to the SCR register and initialize the interface following the example shown in Figure 32.55.

When changing the operating mode, transfer format, and so on, be sure to set the SCR register to its initial value before proceeding with the changes.

In simple I²C mode, the open-drain setting for the communication ports should be made on the port side.




Figure 32.55 Example of the Flowchart of SCI Initialization (for Simple I²C Mode)

32.7.5 Operation in Master Transmission (Simple I²C Mode)

Figure 32.56 and Figure 32.57 show examples of operations in master transmission and Figure 32.58 is a flowchart showing the procedure for data transmission. Refer to Table 32.39 for more information on the STI interrupt. When 10-bit slave addresses are in use, steps [3] and [4] in Figure 32.58 are repeated twice. In simple I²C mode, the transmit data empty interrupt (TXI) is generated when communication of one frame is completed, unlike the TXI interrupt request generation timing during clock synchronous transmission.




Figure 32.56 Example 1 of Operations for Master Transmission in Simple I²C-bus Mode (with 7-Bit Slave Addresses, Transmission Interrupts, and Reception Interrupts in Use)

When the SIMR2.IICINTM bit is set to 0 (use ACK/NACK interrupts) during master transmission, the DTC or DMAC is activated by the ACK interrupt as the trigger and necessary number of data bytes are transmitted. When the NACK is received, error processing, such as transmission stop and retransmission, is performed by the NACK interrupt as the trigger.




Figure 32.57 Example 2 of Operations for Master Transmission in Simple I²C-bus Mode (with 7-Bit Slave Addresses, ACK Interrupts, and NACK Interrupts in Use)




Figure 32.58 Example of the Procedure for Master Transmission Operations in Simple I²C Mode (with Transmission Interrupts and Reception Interrupts in Use)

32.7.6 Master Reception (Simple I²C Mode)

Figure 32.59 shows an example of operations in simple I²C mode master reception and Figure 32.60 is a flowchart showing the procedure for master reception.

The value of the SIMR2.IICINTM bit is assumed to be 1 (use reception and transmission interrupts).

In simple I²C mode, the transmit data empty interrupt (TXI) is generated when communication of one frame is completed, unlike the TXI interrupt request generation timing during clock synchronous transmission.




Figure 32.59 Example of Operations for Master Reception in Simple I²C-bus Mode (with 7-Bit Slave Addresses, Transmission Interrupts, and Reception Interrupts in Use)




Figure 32.60 Example of the Procedure for Master Reception Operations in Simple I²C Mode (with Transmission Interrupts and Reception Interrupts in Use)

32.7.7 Recovery from Bus Hang-up

If the bus is stuck by an abnormal state in SCI because of the communication error, reset the SCI according to the following steps and release the bus.

- (1) Set the SCR.TE and RE bit to 0 at the same time to reset SCI.
- (2) Set the SIMR3 register to F0h to release the bus.
- (3) If the SSR.RDRF flag is 1, dummy-read the RDR register to clear the flag.
- (4) Set the SCR.TE and RE bit to 1 at the same time.

32.8 Operation in Simple SPI Mode

As an extended function, the SCI supports a simple SPI mode that handles transfer among one or multiple master devices and multiple slave devices.

Making the settings for clock synchronous mode (SCMR.SMIF = 0, SIMR1.IICM = 0, SMR.CM = 1) plus setting the SPMR.SSE bit to 1 places the SCI in simple SPI mode. However, the SS pin function on the master side is unnecessary for connection of the device used as the master in simple SPI mode when the configuration only has a single master, so set the SPMR.SSE bit to 0 in such cases.

Figure 32.61 shows an example of connections for simple SPI mode. Control a general port pin to produce the SS output signal from the master.

In simple SPI mode, data are transferred in synchronization with clock pulses in the same way as in clock synchronous mode. One character of data for transfer consists of 8 bits of data, and parity bits cannot be appended to this. The data can be inverted by setting the SCMR.SINV bit to 1.

Since the receiver and transmitter are independent of each other within the SCI module, full-duplex communications are possible, with a common clock signal. Furthermore, since both the transmitter and receiver have a double-buffered structure, writing of further transmit data while transmission is in progress and reading of previously received data while reception is in progress are both possible. Continuous transfer is thus possible.




Figure 32.61 Example of Connections via a Simple SPI Mode (In Single Master Mode, SPMR.SSE Bit = 0)

32.8.1 States of Pins in Master and Slave Modes

The direction (input or output) of pins for the simple SPI mode interface differs according to whether the device is a master (SCR.CKE[1:0] = 00b or 01b and SPMR.MSS = 0) or slave (SCR.CKE[1:0] = 10b or 11b and SPMR.MSS = 1).

Table 32.34 lists the states of pins according to the mode and the level on the SSn# pin.

Table 32.34 States of Pins by Mode and Input Level on the SSn# Pin

Mode	Input on SSn# Pin	State of SMOSIn Pin	State of SMISOn Pin	State of SCKn Pin
Master mode* ¹	High level (transfer can proceed)	Output for data transmission* ²	Input for received data	Clock output* ³
	Low level (transfer cannot proceed)	High-impedance	Input for received data (but disabled)	High-impedance
Slave mode	High level (transfer cannot proceed)	Input for received data (but disabled)	High-impedance	Clock input (but disabled)
	Low level (transfer can proceed)	Input for received data	Output for data transmission	Clock input

Note 1. When there is only a single master (SPMR.SSE = 0), transfer is possible regardless of the input level on the SSn# pin (this is equivalent to input of a high level on the SSn# pin). Since the SSn# pin function is not required, the pin is available for other purposes.

Note 2. The SMOSIn pin output is in the high-impedance state when serial transmission is disabled (SCR.TE bit = 0).

Note 3. The SCKn pin output is in the high-impedance state when serial transmission is disabled (SCR.TE and RE bits = 00b) in a multi-master configuration (SPMR.SSE = 1).

32.8.2 SS Function in Master Mode

Setting the SCR.CKE[1:0] bits to 00b and the SPMR.MSS bit to 0 selects master operation. The SSn# pin is not used in single-master configurations (SPMR.SSE = 0), so transmission or reception can proceed regardless of the value of the SSn# pin.

When the level on the SSn# pin is high in a multi-master configuration (SPMR.SSE = 1), a master device outputs clock signals from the SCKn pin before starting transmission or reception to indicate that there are no other masters or another master is performing reception or transmission. When the level on the SSn# pin is low in a multi-master configuration (SPMR.SSE = 1), there are other masters, and this indicates that transmission or reception is in progress. At this time the SMOSIn output and SCKn pins will be placed in the high-impedance state and starting transmission or reception will not be possible. Furthermore, the value of the SPMR.MFF bit will be 1, indicating a mode fault error. In a multi-master configuration, start error processing by reading SPMR.MFF flag. Also, even if a mode fault error occurs while transmission or reception is in progress, transmission or reception will not be stopped, but the SMOSIn and SCKn pin output will be placed in the high-impedance state after the completion of the transfer.

Control a general port pin to produce the SS output signal from the master.

32.8.3 SS Function in Slave Mode

Setting the SCR.CKE[1:0] bits to 10b and the SPMR.MSS bit to 1 selects slave operation. When the level on the SSn# pin is high, the SMISOn output pin will be in the high-impedance state and clock input through the SCKn pin will be ignored. When the level on the SSn# pin is low, clock input through the SCKn pin will be effective and transmission or reception can proceed.

If the input on the SSn# pin changes from low to high level during transmission or reception, the SMISOn output pin will be placed in the high-impedance state. Meanwhile, the internal processing for transmission or reception will continue at the rate of the clock input through the SCKn pin until processing for the character currently being transmitted or received is completed, after which it stops. At that time, an interrupt (the appropriate one from among TXI, RXI, and TEI) will be generated.

32.8.4 Relationship between Clock and Transmit/Receive Data

The CKPOL and CKPH bits in the SPMR register can be used to set up the clock for use in transmission and reception in four different ways. The relation between the clock signal and the transmission and reception of data is shown in Figure 32.62. The relation is the same for both master and slave operation.




Figure 32.62 Relation between Clock Signal and Transmit/Receive Data in Simple SPI Mode

32.8.5 SCI Initialization (Simple SPI Mode)

The procedure is the same as for initialization in clock synchronous mode Figure 32.28, Sample SCI Initialization Flowchart. The CKPOL and CKPH bits in the SPMR register must be set to ensure that the kind of clock signal they select is suitable for both master and slave devices.

For initialization, changes to the operating mode, changes to the transfer format, and so on, initialize the SCR register before proceeding with changes.

As well as setting the RE bit to 0, note that the SSR. ORER, FER, and PER flags, as well as the RDR register, are not initialized.

32.8.6 Transmission and Reception of Serial Data (Simple SPI Mode)

In master operation, ensure that the SSn# pin of the slave device on the other side of the transfer is at the low level before starting the transfer and at the high level on completion of the transfer. Otherwise, the procedures are the same as in clock synchronous mode.

32.9 Bit Rate Modulation Function

The bit rate modulation function corrects the bit rate by thinning out the specified amount of clocks from those input to the baud rate generator.

When the SEMR.BRME bit is 1, the baud rate generator validates and counts the average interval of the number of clocks set in the MDDR register out of the total 256 clocks input.

Figure 32.63 assumes the SCI is in asynchronous mode, bits SMR.CKS[1:0] are 00b, the BRR register is 00h, and the MDDR register is 160. In this example, the cycle of the base clock is evenly corrected to 256/160, and the bit rate is corrected to 160/256. Note that there is an imbalance in thinning out the internal clock, and expansion and contraction occur in the pulse width of the base clock.

Note: Do not use this function in the highest speed settings (SMR.CKS[1:0] = 00b, SCR.CKE[1] = 0, and BRR = 0) in clock synchronous mode and simple SPI mode.




Figure 32.63 Example of the Base Clock When the Bit Rate Modulation Function is Used

The input of a clock signal with a shorter period to the baud rate generator reduces difference in the generated base clock period and, since the division ratio of the baud rate generator also becomes larger, reduces difference in the length of the 1-bit period.

32.10 Extended Serial Mode Control Section: Description of Operation

32.10.1 Serial Transfer Protocol

The extended serial mode control section of the SCI12 can realize the serial transfer protocol composed of Start Frames and Information Frames that is shown in Figure 32.64.

A Start Frame is composed of a Break Field, Control Field 0, and Control Field 1. An Information Frame is composed of a number of Data Fields, a CRC16 Upper Field, and a CRC16 Lower Field.




Figure 32.64 Protocol for Serial Transfer by the Extended Serial Mode Control Section

32.10.2 Transmitting a Start Frame

Figure 32.65 shows an example of operations to transmit a Start Frame, which is composed of the Break Field low width, Control Field 0, and Control Field 1. Figure 32.66 and Figure 32.67 are flowcharts for the transmission of a Start Frame.

Operations when the extended serial mode control section is to be used to transmit a Start Frame are as listed below. Be sure to use the SCI12 in asynchronous mode.

- (1) With Break Field low width output mode as the operating mode for the timer, writing 1 to the TCR.TCST bit starts counting by the timer, and the low level will be output from the TXDX12 pin over the period corresponding to registers TCNT and TPRE settings.
- (2) The output on the TXDX12 pin is inverted when the timer counter underflows, and the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1.
- (3) Write 0 to the TCR.TCST bit to stop counting by the timer, and send the data for Control Field 0. After the Break Field low width output, stop counting before the next underflow occurs.
- (4) When the data for Control Field 0 have been transmitted, the data for Control Field 1 is transmitted.
- (5) When the data for Control Field 1 have been transmitted, an Information Frame is transmitted.

Omit the Break Field and Control Field 0 to suit the structure of the Start Frame.




Figure 32.65 Example of Operations When Transmitting a Start Frame




Figure 32.66 Example of Start Frame Transmission (1/2)




Figure 32.67 Example of Start Frame Transmission (2/2)

32.10.3 Receiving a Start Frame

The extended serial mode control section is capable of receiving Start Frames with the structures listed in Table 32.35.

Table 32.35 Structures of Start Frames




Figure 32.68 shows an example of operations to receive a Start Frame, which is composed of the Break Field low width, Control Field 0, and Control Field 1. Figure 32.69 and Figure 32.70 are flowcharts for the reception of a Start Frame, and Figure 32.71 is a state transition diagram when receiving a Start Frame.

Operations when the extended serial mode control section is to be used to receive a Start Frame are as listed below. Be sure to use the SCI12 in asynchronous mode.

- (1) With Break Field low width detection mode as the operating mode for the timer, writing 1 to the CR3.SDST bit enables detection of the Break Field low width.
- (2) Low-level input on the RXDX12 pin continuing over a period longer than that corresponding to the settings of registers TCNT and TPRES is detected as the Break Field low width. At this time, the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1.
- (3) When the input from the RXDX12 pin goes high after the Break Field low width, the CR0.RXDSF flag becomes 0 and reception of Control Field 0 starts.
- (4) If the data received in Control Field 0 match the data set in the CF0DR register, the STR.CF0MF flag is set to 1. An SCIX1 interrupt is also generated if the value of the ICR.CF0MIE bit is 1. Reception of Control Field 1 starts after that. If the data received in Control Field 0 do not match the data set in the CF0DR register, a transition to the state prior to Break Field low width detection proceeds.
- (5) If the data received in Control Field 1 match the data set in registers PCF1DR and SCF1DR, the STR.CF1MF flag is set to 1. An SCIX1 interrupt is also generated if the value of the ICR.CF1MIE bit is 1. Transfer of the Information Frame starts after that. If the data received in Control Field 1 do not match the data set in either or both of registers PCF1DR and SCF1DR, a transition to the state prior to Break Field low width detection proceeds.

Omit the Break Field and Control Field 0 to suit the structure of the Start Frame.




Figure 32.68 Example of Operations at the Time of Start Frame Reception




Figure 32.69 Sample Flowchart for Reception of a Start Frame (1)




Figure 32.70 Sample Flowchart for Reception of a Start Frame (2)




Figure 32.71 State Transitions When Receiving a Start Frame

32.10.3.1 Priority Interrupt Bit

Figure 32.72 shows an example of operation in Start Frame reception where a priority interrupt bit is in use. Setting the CR1.PIBE bit to 1 enables the use of a priority interrupt bit.

Operations of the extended serial mode control section in start Frame reception where a priority interrupt bit is in use are as described below.

Steps (1) to (4) are the same as in Figure 32.68, for Start Frame reception.

- (5) If the value of the bit selected by the CR1.PIBS[2:0] bits matches the corresponding bit in the PCF1DR register, the STR.PIBDF flag is set to 1. An SCIX1 interrupt is also generated if the value of the ICR.PIBDIE bit is 1. Transfer of the Information Frame starts after that. If the data received in Control Field 1 do not match the data set in either or both of registers PCF1DR and SCF1DR and the priority interrupt bit is not detected, a transition to the state prior to Break Field low width detection proceeds.




Figure 32.72 Example of Operations When Receiving a Start Frame While the CR1.PIBE Bit is 1

32.10.4 Detection of Bus Collisions

Detection of bus collisions operate for cases where output of the Break Field low width and transmission of data are in progress when the ESMER.ESME bit and the SCI.TE bit are set to 1.

Figure 32.73 shows an example of operations with bus collision detection. Signals output through TXDX12 and input through RXDX12 are sampled with the bus collision detection clock set with the CR2.BCCS[1:0] bits as the sampling clock, and the STR.BCDF flag is set to 1 if the signals fail to match three times in a row. An SCIX2 interrupt is also generated if the value of the ICR.BCDIE bit is 1.




Figure 32.73 Example of Operations with Bus Collision Detection

32.10.5 Digital Filter for Input on the RXDX12 Pin

Signals input through the RXDX12 pin can be passed through a digital filter before they are conveyed to the internal circuits. The digital filter consists of three flip-flop circuit stages connected in series and a match-detecting circuit. The CR2.DFCS[2:0] bits select the sampling clock for the RXDX12 pin input signals. If the outputs of all three latches match, the given level is conveyed to subsequent circuits. If the levels do not match, the previous value is retained. In other words, levels are confirmed as being the signal if they are retained for at least three cycles of the sampling clock but judged to be noise rather than changes in the signal level if they change within three cycles of the sampling clock. Figure 32.74 shows an example of operations with the digital filter.




Figure 32.74 Example of Operations with the Digital Filter

32.10.6 Bit Rate Measurement

The bit rate measurement function measures the intervals between rising and falling edges and between falling and rising edges of the signal input from the RXDX12 pin. Figure 32.75 shows an example of operations for bit rate measurement.

- (1) Writing 1 to the CR0.BRME bit enables bit rate measurement. Only set the BRME bit to 1 when you wish to proceed with bit rate measurement. Furthermore, bit rate measurement will not proceed during a Break Field, even if the BRME bit is set to 1.
- (2) After detection of the Break Field low width, bit rate measurement starts when the level input on the RXDX12 pin becomes high.
- (3) Once bit rate measurement has started, counter values from the timer are retained in the read buffers on the input of valid edges from the RXDX12 pin (rising and falling edges) and the counter is reloaded. An SCIX3 interrupt is also generated if the value of the ICR.AEDIE bit is 1. Retention by registers TCNT and TPRES is released by reading these registers.
- (4) The bit rate as calculated from the values counted during intervals between valid edges can be used for adjusting the rate by changing the settings of the BRR register. To disable the bit rate measurement after a match with Control Field 1, write 0 to the CR0.BRME bit.




Figure 32.75 Example of Operations for Bit Rate Measurement

32.10.7 Selectable Timing for Sampling Data Received through RXDX12

The extended serial mode control section provides a way of adjusting the timing for the sampling of data received through the RXDX12 pin by setting the CR2.RTS[1:0] bits to select the rising edges of 8th, 10th, 12th, or 14th cycle of the base clock. If the value of the SEMR.ABCS bit is 1, the bits select the rising edges of 4th, 5th, 6th, or 7th cycle of the base clock. Figure 32.76 shows timing for the sampling of data received through RXDX12.




Figure 32.76 Timing for Sampling of Data Received through RXDX12

32.10.8 Timer

The timer has the following operating modes.

(1) Break Field Low Width Output Mode

This mode is for output through the TXDX12 pin of the low level over the Break Field low width at the transmission of a Start Frame. Setting the TMR.TOMS[1:0] bits to 10b switches operation to Break Field low width output mode. The TMR.TCSS[2:0] bits select the clock source for the counter. When the TCR.TCST bit is set to 1, the output on the TXDX12 pin goes to the low level and counting starts. When the timer underflows, the output on the TXDX12 pin goes to the high level and the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1. When 0 is written to the TCR.TCST bit, counting stops after reloading of registers TPRES and TCNT. After output of the Break Field low width is completed, stop the timer before it underflows again. Figure 32.77 shows an example of operations in Break Field low width output mode.




Figure 32.77 Example of Operations in Break Field Low Width Output Mode

(2) Break Field Low Width Determination Mode

This mode is for determining the Break Field low width in the input signal on the RXDX12 pin at the reception of a Start Frame. Setting the TMR.TOMS[1:0] bits to 01b switches operation to Break Field low width determination mode. The TMR.TCSS[2:0] bits select the clock source for the counter. When the TCR.TCST bit is set to 1, the interface enters the Break Field low width determinable state. Determination starts when a low level is input from the RXDX12 pin. When a high level is then input on the RXDX12 pin, registers TPRE and TCNT are reloaded and the interface enters the Break Field low width determinable state. When the timer underflows during Break Field low width determination, the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1. If an underflow of the timer during data transfer cause a problem in the form of interrupt generation, stop the timer after Break Field low width determination. Figure 32.78 shows an example of operations in Break Field low width output mode.




Figure 32.78 Example of Operations in Break Field Low Width Determination Mode

(3) Timer Mode

This mode is for counting cycles of the internal clock as the clock source. Setting the TMR.TOMS[1:0] bits to 00b switches operation to timer mode. The TMR.TCSS[2:0] bits select the clock source for the counter. Counting starts when 1 is written to the TCR.TCST bit and stops when 0 is written to the TCST bit. Registers TPRE and TCNT both count down. The TPRE register counts cycles of the clock source for counting, and underflows of the TPRE register provide the clock source for counting by the TCNT register. When the timer underflows, the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1.

32.11 Noise Cancellation Function

Figure 32.79 shows the configuration of the noise filter used for noise cancellation. The noise filter consists of two stages of flip-flop circuits and a match-detection circuit. When the level on the pin matches in three consecutive samples taken at the set sampling interval, the matching level continues to be conveyed internally until the level on the pin again matches in three consecutive samples.

In asynchronous mode, the noise cancellation function can be applied on the RXDn input signal. The period of the base clock (1/16th of a bit-period when SEMR.ABCSE = 0 and SEMR.ABCS = 0, 1/8th of a bit-period when SEMR.ABCSE = 0 and SEMR.ABCS = 1, and 1/6th of a bit-period when SEMR.ABCSE = 1) is the sampling interval.

In simple I²C mode, the noise cancellation function can be applied on the SSDAn and SSCLn input signals. The sampling clock is the clock signal produced by frequency-dividing the signal from the clock source for the internal baud-rate generator by one, two, four, or eight as selected by the setting of the SNFR.NFCS[2:0] bits.

If the base clock is stopped with the noise filter enabled and then the clock input is started again, the noise filter operation resumes from where the clock was stopped. If SCR.TE and SCR.RE are set to 0 during base clock input, all of the noise filter flip-flop values are initialized to 1. Accordingly, if the input data is 1 when reception operation resumes, it is determined that a level match is detected and is conveyed to the internal signal. When the level being input corresponds to 0, the initial output of the noise filter is retained until the level matches in three consecutive samples.




Figure 32.79 Block Diagram of Digital Noise Filter

32.12 Interrupt Sources

32.12.1 Buffer Operations for TXI and RXI Interrupts

(1) SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12, and SCI11 when FIFO is Disabled

If the conditions for a TXI and RXI interrupt are satisfied while the interrupt status flag in the interrupt controller is 1, the SCI does not output the interrupt request but retains it internally (with a capacity for retention of one request per source). When the value of the interrupt status flag in the interrupt controller becomes 0, the interrupt request retained within the SCI is output. The internally retained interrupt request is automatically discarded once the actual interrupt is output. Clearing of the corresponding interrupt enable bit (the TIE or RIE bit in the SCR register) can also be used to discard an internally retained interrupt request.

(2) SCI11 When FIFO is Enabled

When the FCR.FM bit is 1, the SCI does not retain the interrupt request internally. When the interrupt status flag in the interrupt controller is 1 and the condition for interrupt generation is satisfied, the status flag is updated, but an interrupt request is not generated.

32.12.2 Interrupts in Asynchronous Mode, Clock Synchronous Mode, and Simple SPI Mode

(1) SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12, and SCI11 when FIFO is Disabled

Table 32.36 lists interrupt sources in asynchronous mode, clock synchronous mode, and simple SPI mode. Individual interrupt sources can be enabled or disabled with the enable bits in the SCR register.

If the SCR.TIE bit is 1, a TXI interrupt request is generated when transmit data is transferred from the TDR or TDRL register*1 to the TSR register. A TXI interrupt request can also be generated by setting the SCR.TE bit to 1 after setting the SCR.TIE bit to 1 or by using a single instruction to set the SCR.TE and SCR.TIE bit to 1 at the same time. A TXI interrupt request can activate the DTC or DMAC to handle data transfer.

A TXI interrupt request is not generated by setting the SCR.TE bit to 1 while the setting of the SCR.TIE bit is 0 or by setting the SCR.TIE bit to 1 while the setting of the SCR.TE bit is 1.*2

Note that setting the SCR.TE bit to 0 while the SCR.TIE bit is 1 leads to the generation of a TXI interrupt.

When new data is not written by the time of transmission of the last bit of the current transmit data and the setting of the SCR.TEIE bit is 1, the SSR.TEND flag becomes 1 and a TEI interrupt request is generated. Furthermore, when the setting of the SCR.TE bit is 1, the SSR.TEND flag retains the value 1 until further transmit data are written to the TDR or TDRL register*1, and setting the SCR.TEIE bit to 1 leads to the generation of a TEI interrupt request.

Writing data to the TDR or TDRL register*1 leads to clearing of the SSR.TEND flag and, after a certain time, discarding of the TEI interrupt request.

If the SCR.RIE bit is 1, an RXI interrupt request is generated when received data is stored in the RDR register. An RXI interrupt request can activate the DTC or DMAC to handle data transfer.

Setting of any from among the ORER, FER, and PER flags in the SSR register to 1 while the SCR.RIE bit is 1 leads to the generation of an ERI interrupt request. An RXI interrupt request is not generated at this time. Clearing all three flags (ORER, FER, and PER) leads to discarding of the ERI interrupt request.

Note 1. In the case where asynchronous mode and 9-bit data length are selected

Note 2. To temporarily disable TXI interrupts at the time of transmission of the last of the data and so on when you wish a new round of transmission to start after handling of the transmission-completed interrupt, control disabling and enabling of the interrupt by using the interrupt request enable bit in the interrupt controller rather than using the SCR.TIE bit. This can prevent the suppression of TXI interrupt requests in the transfer of new data.

Table 32.36 Interrupt Sources

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error	ORER, FER, PER, DFER*1, or DPER*1	Not possible	Not possible
RXI	Receive data full	RDRF	Possible	Possible
	Data match*1	DCMF*1		
TXI	Transmit data empty	TDRE	Possible	Possible
TEI	Transmit end	TEND	Not possible	Not possible

Note 1. Available in SCI1, SCI5, SCI6, SCI8, SCI9, and SCI11 only.

(2) SCI11 When FIFO is Enabled

Table 32.37 lists the interrupt sources in asynchronous mode and clock synchronization mode when the FIFO is enabled. Each interrupt source is enabled independently by using the enable bit in the SCR register.

When the SCR.TIE bit is 1, the number of data to be transmitted in the transmit FIFO is less than or equal to the threshold (FCR.TTRG[3:0] bits), a TXI interrupt request is generated. A TXI interrupt request is generated when the SCR.TE bit is set to 1 and then SCR.TIE bit is 1, or when the SCR.TIE and SCR.TE bit are simultaneously set to 1.

A TXI interrupt request is not generated when the SCR.TE bit is set to 1 while the SCR.TIE bit is 0 or the SCR.TE bit is set to 1 while the SCR.TIE bit is 1.

Note that setting the SCR.TIE bit to 1 while the SCR.TE bit is 0 leads to the generation of a TXI interrupt.

When the SCR.TEIE bit is 1 and if the next data is not yet written to the FTDR register by the timing when the last bit of the transmit data is transmitted, the SSRFIFO.TEND flag is 1 and a TEI interrupt request is generated.

When the SCR.RIE bit is 1, the number of the data stored in the receive FIFO is equal to or greater than the threshold (FCR.RTRG[3:0] bits), an RXI interrupt request is generated.

When the SCR.RIE bit is 1 and the SSRFIFO.ORER flag is 1 or the data with a framing or parity error is stored in the receive FIFO, an ERI interrupt request is generated. At this time, if the number of the data stored in the receive FIFO is equal to or greater than the threshold (FCR.RTRG[3:0] bits), an RXI interrupt request is generated. Clearing the ORER, FER, and PER flags in the SSRFIFO register cancels an ERI interrupt request.

Table 32.37 Interrupt Source

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error	ORER, FER, PER, DFER, or DPER DR (when FCR.DRES = 1)	Not possible	Not possible
RXI	Receive FIFO full	RDF	Possible	Possible
	Receive data ready	DR (when FCR.DRES = 0)		
	Data match	DCMF		
TXI	Transmit FIFO empty	TDRE	Possible	Possible
TEI	Transmit end	TEND	Not possible	Not possible

32.12.3 Interrupts in Smart Card Interface Mode

Table 32.38 lists interrupt sources in smart card interface mode. A transmit end interrupt (TEI) request cannot be used in this mode.

Table 32.38 SCI Interrupt Sources

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error or error signal detection	ORER, PER, or ERS	Not possible	Not possible
RXI	Receive data full	—	Possible	Possible
TXI	Transmit data empty	TEND	Possible	Possible

Data transmission/reception using the DTC or DMAC is also possible in smart card interface mode, similar to in the normal SCI mode. In transmission, when the SSR.TEND flag is set to 1, a TXI interrupt request is generated. This TXI interrupt request activates the DTC or DMAC allowing transfer of transmit data if the TXI request is specified beforehand as a source of DTC or DMAC activation. The TEND flag is automatically set to 0 when the DTC or DMAC transfers the data.

If an error occurs, the SCI automatically retransmits the same data. During the retransmission, the TEND flag is kept to 0 and the DTC or DMAC is not activated. Therefore, the SCI and DTC or DMAC automatically transmit the specified number of bytes, including retransmission in the case of error occurrence. However, the SSR.ERS flag is not automatically cleared to 0 at error occurrence. Therefore, the ERS flag must be cleared by previously setting the SCR.RIE bit to 1 to enable an ERI interrupt request to be generated at error occurrence.

When transmitting/receiving data using the DTC or DMAC, be sure to make settings to enable the DTC or DMAC before making SCI settings. For DTC or DMAC settings, refer to section 18, Data Transfer Controller (DTCa) and section 17, DMA Controller (DMACa).

In reception, an RXI interrupt request is generated when receive data is set to the RDR register. This RXI interrupt request activates the DTC or DMAC allowing transfer of receive data if the RXI request is specified beforehand as a source of DTC or DMAC activation. If an error occurs, the error flag is set. Therefore, the DTC or DMAC is not activated and an ERI interrupt request is issued to the CPU instead; the error flag must be cleared.

32.12.4 Interrupts in Simple I²C Mode

The interrupt sources in simple I²C mode are listed in Table 32.39. The STI interrupt is allocated to the transmit end interrupt (TEI) request. The receive error interrupt (ERI) request cannot be used.

The DTC or DMAC can also be used to handle transfer in simple I²C mode.

When the value of the SIMR2.IICINTM bit is 1, an RXI request will be generated on the falling edge of the SSCLn signal for the eighth bit. If the RXI has been set up as an activating request for the DTC or DMAC beforehand, the RXI request will activate the DTC or DMAC to handle transfer of the received data. Furthermore, a TXI request is generated on the falling edge of the SSCLn signal for the ninth bit (acknowledge bit). If the TXI has been set up as an activating request for the DTC or DMAC beforehand, the TXI request will activate the DTC or DMAC to handle transfer of the transmit data.

When the value of the SIMR2.IICINTM bit is 0, an RXI request (ACK detection) if the input on the SSDAn pin is at the low level or a TXI request (NACK detection) if the input on the SSDAn pin is at the high level will be generated on the rising edge of the SSCLn signal for the ninth bit (acknowledge bit). If the RXI has been set up as an activating request for the DTC or DMAC beforehand, the RXI request will activate the DTC or DMAC to handle transfer of the received data. Also, if the DTC or DMAC is used for data transfer in reception or transmission, be sure to set up and enable the DTC or DMAC before setting up the SCI.

When the IICSTAREQ, IICRSTAREQ, and IICSTPREQ bits in the SIMR3 register are used to generate a start condition, restart condition, or stop condition, the STI request is issued when generation is complete.

Table 32.39 SCI Interrupt Sources

Name	Interrupt Source		Interrupt Flag	DTC Activation	DMAC Activation
	IICINTM bit = 0	IICINTM bit = 1			
RXI	ACK detection	Reception	—	Possible	Possible
TXI	NACK detection	Transmission	—	Possible*1	Possible*1
STI	Completion of generation of a start, restart, or stop condition		IICSTIF	Not possible	Not possible

Note 1. Activation of the DTC or DMAC is only possible when the SIMR2.IICINTM bit is 1 (use reception and transmission interrupts).

32.12.5 Interrupt Requests from the Extended Serial Mode Control Section

The extended serial mode control section has a total of six types of interrupt request for generating the SCIX0 interrupt (Break Field low width detected), SCIX1 interrupt (Control Field 0 match, Control Field 1 match, priority interrupt bit detected), SCIX2 interrupt (bus collision detected), and SCIX3 interrupt (valid edge detected). When any of the interrupt factors is generated, the corresponding status flag is set to 1. Details of all of the interrupt requests are listed in Table 32.40.

Table 32.40 Interrupt Sources of the Extended Serial Mode Control Section

Interrupt Request	Status Flag	Interrupt Factors
SCIX0 interrupt (Break Field low width detected)	BFDF	<ul style="list-style-type: none"> • Detection of a Break Field low width longer than the interval corresponding to the timer setting • Completion of the output of a Break Field low width over the interval corresponding to the timer setting • Underflow of the timer
SCIX1 interrupt (Control Field 0 match)	CF0MF	The data received in Control Field 0 matching the value set in the CF0DR register
SCIX1 interrupt (Control Field 1 match)	CF1MF	The data received in Control Field 1 matching the value set in the PCF1DR or SCF1DR register
SCIX1 interrupt (priority interrupt bit detected)	PIBDF	The value of the bit specified as the priority interrupt bit matching the value set in the PCF1DR register
SCIX2 interrupt (bus collision detected)	BCDF	The output level on the TXDX12 pin and the input level on the RXDX12 pin not matching on three consecutive cycles of the bus collision detection clock
SCIX3 interrupt (valid edge detected)	AEDF	Detection of a valid edge during bit rate measurement

32.13 Event Linking

By employing interrupt request signals as event signals, SCI5 is able to provide linked operation through the event link controller (ELC) for modules selected in advance.

Event signals can be output regardless of the values of the corresponding interrupt request enable bits.

- (1) Error (receive error, error signal detected) event output
 - Indicates abnormal termination due to a parity error during reception in asynchronous mode.
 - Indicates abnormal termination due to a framing error during reception in asynchronous mode.
 - Indicates abnormal termination due to an overrun error during reception.
 - Indicates detection of the error signal during transmission in smart card interface mode.

- (2) Receive data full event output
 - Indicates that received data have been set in the receive data register (RDR or RDRL).
 - Indicates that ACK has been detected if the SIMR2.IICINTM bit is 0 in simple I²C mode.
 - Indicates that the 8th-bit SSCL5 falling edge has been detected if the SIMR2.IICINTM bit is 1 in simple I²C mode.
 - When the SIMR2.IICINTM bit is 1 during master transmission in simple I²C mode, set the event link controller (ELC) so that receive data full events are not used.

- (3) Transmit data empty event output
 - Indicates that the SCR.TE bit has been changed from 0 to 1.
 - Indicates that transmit data have been transferred from the transmit data register (TDR or TDRL) to the transmit shift register (TSR).
 - Indicates that transmission has been completed in smart card interface mode.
 - Indicates that NACK has been detected if the SIMR2.IICINTM bit is 0 in simple I²C mode.
 - Indicates that the ninth-bit SSCL5 falling edge has been detected if the SIMR2.IICINTM bit is 1 in simple I²C mode.

- (4) Transmit end event output
 - Indicates the completion of transmission.
 - Indicates that the starting condition, resumption condition, or termination condition has been generated in simple I²C mode.

32.14 Usage Notes

32.14.1 Setting the Module Stop Function

Module stop control register B (MSTPCRB) and module stop control register C (MSTPCRC) are used to stop and start SCI operations. With the value after a reset, SCI operations are stopped. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

32.14.2 Break Detection and Processing

(1) SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12, and SCI11 when FIFO is Disabled

When a framing error is detected, a break can be detected by reading the RXDn pin value directly or reading the value of the SPTR.RXDMON flag (only for SCI1, SCI5, SCI6, SCI8, SCI9, and SCI11). In a break, the input from the RXDn pin becomes all 0s, and so the SSR.FER flag is set to 1 (framing error has occurred), and the SSR.PER flag may also be set to 1 (parity error has occurred). When the SEMR.RXDESEL bit is 0, the SCI continues the receive operation even after a break is received. Therefore, note that even if the FER flag is set to 0 (no framing error occurred), it will be set to 1 again. When the SEMR.RXDESEL bit is 1, the SCI sets the SSR.FER flag to 1 and stops receiving operation until a start bit of the next data frame is detected. If the SSR.FER flag is set to 0 at this time, the SSR.FER flag retains 0 during the break. When the RXDn pin becomes high and the break ends, detecting the beginning of the start bit at the first falling edge of the RXDn pin allows the SCI to start the receiving operation.

(2) SCI11 When FIFO is Enabled

When a framing error is detected and the following one-frame data received is all 0s, the SCI stops receiving operation. Upon the detection of a framing error, reading the value of the SPTR.RXDMON flag detects a break. After the RXDn pin becomes high and the break ends, the SCI resumes receiving operation.

32.14.3 Mark State and Sending Breaks

When the SCR.TE bit is 0 (serial transmission is disabled), the TXDn pin becomes high-impedance. To forcibly set the TXDn pin to mark or space state while the TE bit is 0, set the I/O port associated registers and switch the TXDn pin to general output port.

For holding the communication line in the mark ("1") state until the TE bit is set to 1 (serial transmission is enabled), set the corresponding bit in the PODR register to 1 for high output from general output port. To start communications, set the TE bit to 1 and then the corresponding bit in the PMR register to 1.

To send a break (the space state for longer than a certain period of time) while data transmission, set the corresponding bit in the PODR register to 0 (low output), and set the corresponding bit in the PMR register to 0 (general I/O port). Then set the TE bit to 0 if necessary. When the TE bit is set to 0, the transmitter is initialized regardless of the current transmit status.

The SPTR register, if it is included, can set the TXDn pin in mark/space state without switching the pin function to general output port. Set the SPTR.SPB2IO bit to 1 (output) and the SPB2DT bit to 1 (mark) or 0 (space), and then set the TE bit to 0.

32.14.4 Receive Error Flags and Transmit Operations (Clock Synchronous Mode and Simple SPI Mode)

Transmission cannot be started when a receive error flag (SSR.ORER) is set to 1, even if data is written to the TDR register (FTDR register). Be sure to set the receive error flags to 0 before starting transmission. Note also that the receive error flags cannot be set to 0 even if the SCR.RE bit is set to 0 (serial reception is disabled).

32.14.5 Writing Data to the TDR Register

Data can be written to registers TDR, TDRH, and TDRL. However, if new data is written to registers TDR, TDRH, and TDRL when transmit data is remaining in registers TDR, TDRH, and TDRL, the previous data in registers TDR, TDRH, and TDRL is lost because it has not been transferred to the TSR register yet. Be sure to write transmit data to registers TDR, TDRH, and TDRL in the TXI interrupt request handling routine.

32.14.6 Restrictions on Clock Synchronous Transmission (Clock Synchronous Mode and Simple SPI Mode)

When the external clock source is used as a synchronization clock, the following restrictions apply.

(1) Start of transmission

Update the TDR register by the CPU, DMAC, or DTC and wait for at least five PCLK cycles before allowing the transmit clock to be input (refer to Figure 32.80).

(2) Continuous transmission

- (a) Write the next transmit data to the TDR or TDRL register before the falling edge of the transmit clock (bit 7) (refer to Figure 32.80).
- (b) When updating the TDR register after bit 7 has started to transmit, update the TDR register while the synchronization clock is in the low-level period, and set the high-level width of the transmit clock (bit 7) to four PCLK cycles or longer (refer to Figure 32.80).




Figure 32.80 Restrictions on Use of External Clock in Clock Synchronous Transmission

32.14.7 Restrictions on Using DMAC or DTC

When using the DMAC or DTC to read the RDR, RDRH, and RDRL registers, be sure to set the receive data full interrupt (RXI) as the activation source of the relevant SCI.

32.14.8 Notes on Starting Transfer

At the point where transfer starts when the interrupt status flag (IRn.IR flag) in the interrupt controller is 1, follow the procedure below to clear interrupt requests before permitting operations (by setting the SCR.TE or SCR.RE bit to 1). For details on the interrupt status flag, refer to section 14, Interrupt Controller (ICUC).

- Confirm that transfer has stopped (the setting of the SCR.TE or SCR.RE bits is 0).
- Set the corresponding interrupt enable bit (SCR.TIE or SCR.RIE) to 0.
- Read the corresponding interrupt enable bit (SCR.TIE or SCR.RIE bit) to check that it has become 0.
- Set the interrupt status flag (IRn.IR flag) in the interrupt controller to 0.

32.14.9 SCI Operations during Low Power Consumption State

(1) Transmission

When making settings for the module stopped state or in transitions to software standby, stop operations (by setting the TIE, TE, and TEIE bits in the SCR register to 0) after switching the TXDn pin to the general I/O port pin function or fix the output level of the TXDn pin by the SPTR register (only for SCI1, SCI5, SCI6, SCI8, SCI9, and SCI11). Setting the TE bit to 0 resets the TSR register and the SSR.TEND flag. The SSRFIFO.TEND flag in the SCI11 is not initialized.

Depending on the port settings or SPTR register setting (only for SCI1, SCI5, SCI6, SCI8, SCI9, and SCI11), output pins may output the level before a transition to the low power consumption state is made after release from the module stopped state or software standby mode. When transitions to these states are made during transmission, the data being transmitted become indeterminate.

To transmit data in the same transmit mode after cancellation of the low power consumption state, set the TE bit to 1, read the SSR register, and write data to the TDR register sequentially to start data transmission. To transmit data with a different transmit mode, initialize the SCI first.

Figure 32.81 shows a sample flowchart for transition to software standby mode during transmission. Figure 32.82 and Figure 32.83 show the port pin states during transition to software standby mode.

Before specifying the module stop state or making a transition to software standby mode from the transmit mode using DTC/DMA transfer, stop the transmit operations (TE = 0). To start transmission after cancellation using the DTC/DMAC, set the TE and TIE bits to 1. The TXI interrupt flag is set to 1 and transmission starts using the DTC/DMAC.

(2) Reception

(a) When the data match function is not used for release from the low-power consumption state

Before specifying the module stop state or making a transition to software standby mode, stop the receive operations (SCR.RE = 0). If transition is made during data reception, the data being received will be invalid.

To receive data in the same receive mode after cancellation of the low power consumption state, set the RE bit to 1, and then start reception. To receive data in a different receive mode, initialize the SCI first.

Figure 32.84 shows a sample flowchart for transition to software standby mode during reception.




Figure 32.81 Example of Flowchart for Transition to Software Standby Mode during Transmission




Figure 32.82 Port Pin States during Transition to Software Standby Mode (Internal Clock, Asynchronous Transmission)




Figure 32.83 Port Pin States during Transition to Software Standby Mode (Internal Clock, Clock Synchronous Transmission)




Figure 32.84 Example of Flowchart for Transition to Software Standby Mode during Reception

(b) When the data match function is used for release from the low-power consumption state

Set an operating mode to be set after release from the low-power consumption state before reducing power consumed by the SCI by using the function of reducing power consumption. Afterwards, set the comparison data in the CDR.CMPD[8:0] bits and set the DCCR.DCME bit to 1. While the SCR.RE bit is 1, enter to the low-power consumption state.

If transition to the low-power consumption state may take place while the RXDn pin is driven low, set the SEMR.RXDESEL bit to 0. When the SEMR.RXDESEL bit is 1, the start bit may not be detected at the time of release from the low-power consumption state.

32.14.10 External Clock Input in Clock Synchronous Mode and Simple SPI Mode

In clock synchronous mode and simple SPI mode, the external clock SCKn must be input as follows:

High-pulse period, low-pulse period = 2 PCLK cycles or more, period = 6 PCLK cycles or more

32.14.11 Limitations on Simple SPI Mode

(1) Master Mode

- Use a resistor to pull up or pull down the clock line matching the initial settings for the transfer clock set by the SPMR.CKPH and CKPOL bits when the SPMR.SSE bit is 1.
This prevents the clock line from being placed in the high-impedance state when the SCR.TE bit is set to 0 or unexpected edges from being generated on the clock line when the SCR.TE bit is changed from 0 to 1. When the SPMR.SSE bit is 0 in single master mode, pulling up or pulling down the clock line is not necessary because the clock line is not placed in the high-impedance state even when the SCR.TE bit is set to 0.
- In the case of the setting for clock delay (SPMR.CKPH bit is 1), the receive data full interrupt (RXI) is generated before the final clock edge on the SCKn pin as indicated in Figure 32.85. If the TE and RE bits in the SCR register become 0 at this time before the final edge of the clock signal on the SCKn pin, the SCKn pin is placed in the high-impedance state, so the width of the last clock pulse of the transfer clock is shortened. Furthermore, an RXI interrupt may lead to the input signal on the SSn# pin of a connected slave going to the high level before the final edge of the clock signal on the SCKn pin, leading to incorrect operation of the slave.
- In a multi-master configuration, take care because the SCKn pin output becomes high-impedance while the input on the SSn# pin is at the low level if a mode fault error occurs as the current character is being transferred, stopping supply of the clock signal to the connected slave. Remake the settings for the connected slave to avoid misaligned bits when transfer is restarted.




Figure 32.85 Timing of the RXI Interrupt in Simple SPI Mode (with Clock Delay)

(2) Slave Mode

- Secure at least five cycles of the PCLK from writing transmit data in the TDR register to start of the external clock input. Also secure at least five cycles of the PCLK from input of low level on the SSn# pin to start of the external clock input.
- Provide an external clock signal from the master the same as the transmit/receive data length.
- Control the input on the SSn# pin before the start and after the end of data transfer.
- When the level being input on the SSn# pin is to be changed from low to high while the current character is being transferred, set the TE and RE bits in the SCR register to 0 and, after remaking the settings, restart transfer of the first byte.

32.14.12 Limitation 1 on Usage of the Extended Serial Mode Control Section

When the PCR.SHARPS bit is set to 1, output on the TXDX12/RXDX12 pin is only possible when the following conditions apply.

- The timer is in Break Field low width output mode and the value of the TCR.TCST bit is 1 (when the TCST bit is set to 1, the high level continues to be output for up to one cycle of the clock source for counting by the timer counter before output of the low level)
- The value of the SCR.TE bit is 1.

32.14.13 Limitation 2 on Usage of the Extended Serial Mode Control Section

The TXI, RXI, ERI, and TEI interrupt requests are generated even if the extended serial mode is enabled. However, the RXI interrupt should not be enabled during reception of a Start Frame because the extended serial mode control section uses the receive data full signal.

To use the RXI interrupts during a reception of the Information Frame, use it in accordance with one of the following procedures. When a receive error is detected, clear the receive error flag and initialize the extended serial mode control section.

- (1) Set the SCR.RIE bit to 0 to disable the output of interrupt requests. Check the error flags in the SSR register on completion of the reception of a Start Frame, because an ERI interrupt is not generated if a receive error occurs. After reception of the Start Frame is completed, set the SCR.RIE bit to 1 by the time the first byte of the Information Frame is received.
- (2) Set the SCR.RIE bit to 1 to disable RXI interrupts and enable ERI interrupts for ICU. Clear the IRn.IR flag to enable the acceptance of RXI interrupts by ICU by the time the first byte of the Information Frame is received after the completion of Start Frame reception.




Figure 32.86 Example of Flowchart for Receive Error Handling (during Reception of the Start Frame)

32.14.14 Note on Transmit Enable Bit (TE Bit)

When setting the pin function to “TXDn” while the SCR.TE bit is 0 (serial transmission is disabled) or setting the TE bit to 0 while the pin function is “TXDn”, output of the TXDn pin becomes high-impedance.

Prevent the TXDn line from becoming high-impedance by any of the following ways:

- (1) Connect a pull-up resistor to the TXDn line.
- (2) Set the TE bit to 1*1 before changing the pin function to “TXDn”. Before setting the TE bit to 0, change the pin function to “general-purpose I/O port” and drive the pin high or low.
- (3) Set the SPTR.SPB2IO bit to 1 first, and change the pin function to “TXDn”. Leave the value of the SPB2IO bit as 1 after that (for SCI1, SCI5, SCI6, SCI8, SCI9, and SCI11).

Note 1. An interrupt is generated when the TE bit is set to 1 while the TXI interrupt is enabled (SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12, and SCI11 when FIFO is Disabled). If this creates a problem, change the pin function to “TXDn” first, and then set the corresponding ICU.IERm.IENj bit to 1.

32.14.15 Note on Stopping Reception When Using the RTS Function in Asynchronous Mode

One clock cycle of PCLK is required for the time from setting the SCR.RE bit to 0 to stopping the RTS signal generator in asynchronous mode.

When reading the RDR (or RDRL) register after setting the SCR.RE bit to 0, confirm that the RE bit has been set to 0 before reading the RDR (or RDRL) register to prevent these two processes from being performed consecutively.

33. I²C-bus Interface (RIICa)

This MCU has a single-channel I²C-bus interface (RIIC).

The RIIC module conforms with the NXP I²C-bus (Inter-IC bus) interface and provides a subset of its functions.

In this section, “PCLK” is used to refer to PCLKB.

33.1 Overview

Table 33.1 lists the specifications of the RIIC, Figure 33.1 shows a block diagram of the RIIC. Table 33.2 lists the I/O pins of the RIIC.

Table 33.1 RIIC Specifications (1/2)

Item	Description
Communications format	<ul style="list-style-type: none"> I²C-bus format or SMBus format Master mode or slave mode selectable Automatic securing of the various setup times, hold times, and bus-free times for the transfer rate
Transfer rate	Fast-mode is supported (up to 400 kbps)
Serial clock (SCL)	For master operation, the duty cycle of the SCL is selectable in the range from 4 to 96%.
Generating and detecting conditions	Start, restart, and stop conditions are automatically generated. Start conditions (including restart conditions) and stop conditions are detectable.
Slave address	<ul style="list-style-type: none"> Up to three different slave addresses can be set. 7-bit and 10-bit address formats are supported (along with the use of both at once). General call addresses, device ID addresses, and SMBus host addresses are detectable.
Acknowledgment	<ul style="list-style-type: none"> For transmission, the acknowledgment bit is automatically loaded. Transfer of the next data for transmission can be automatically suspended on detection of a not-acknowledge signal. For reception, the acknowledgment bit is automatically transmitted. If a wait between the eighth and ninth clock pulses has been selected, software control of the acknowledgment in response to the received data is possible.
Wait function	<ul style="list-style-type: none"> During reception, cycles of waiting by holding the SCL line low can be inserted at the following two types of timing: <ul style="list-style-type: none"> Waiting between the eighth and ninth clock pulses Waiting between the ninth clock pulse and the first clock pulse of the next byte
SDA output delay function	Changes in the timing of the output of data bits for transmission, and of the acknowledgment bit, can be delayed relative to the falling edge of SCL.
Arbitration	<ul style="list-style-type: none"> For multi-master operation <ul style="list-style-type: none"> Clock synchronization for the SCL line in cases of conflict with the SCL signal from another master is possible. When generating the start condition would create conflict on the bus, loss in arbitration is detected by testing for non-matching between the internal data level and the actual level on the SDA line. During master operation, loss in arbitration is detected by testing for non-matching between the actual level on the SDA line and the internal data level. Loss in arbitration due to detection of the start condition while the bus is busy is detectable (to prevent the generating of double start conditions). Loss in arbitration in transfer of a not-acknowledge signal due to the internal signal (NACK) and the actual level on the SDA line not matching is detectable. Loss in arbitration due to non-matching of internal data level and the actual level on the SDA line is detectable in slave transmission.
Timeout function	The internal timeout function is capable of detecting long-interval stop of the SCL.
Noise cancellation	The interface incorporates digital noise filters for both the SCL and SDA signals, and the width for noise cancellation by the filters is adjustable by software.
Interrupt sources	Four sources: <ul style="list-style-type: none"> Communication error/communication event <ul style="list-style-type: none"> Detection of arbitration-lost, NACK, timeout, a start condition including a restart condition, or a stop condition Receive data full (including matching with a slave address) Transmit data empty (including matching with a slave address) Transmission end

Table 33.1 RIIC Specifications (2/2)

Item	Description
Low power consumption function	Module stop state can be set.
RIIC operating modes	<ul style="list-style-type: none"> Four Master transmit mode, master receive mode, slave transmit mode, and slave receive mode
Event link function (output)	Four sources (RIIC0): <ul style="list-style-type: none"> Communication error/communication event Detection of arbitration-lost, NACK, timeout, a start condition including a restart condition, or a stop condition Receive data full (including matching with a slave address) Transmit data empty (including matching with a slave address) Transmission end




Figure 33.1 RIIC Block Diagram

The logic levels of the input signals for RIIC are CMOS when the I²C-bus is selected (ICMR3.SMBS bit is 0), or TTL when the SMBus is selected (ICMR3.SMBS bit is 1).

Table 33.2 RIIC Pin Configuration

Channel	Pin Name	I/O	Function
RIIC0	SCL0	I/O	RIIC0 serial clock I/O pin
	SDA0	I/O	RIIC0 serial data I/O pin

33.2 Register Descriptions

33.2.1 I²C-bus Control Register 1 (ICCR1)

Address(es): RIIC0.ICCR1 0008 8300h

b7	b6	b5	b4	b3	b2	b1	b0
ICE	IICRST	CLO	SOWP	SCLO	SDAO	SCLI	SDAI

Value after reset: 0 0 0 1 1 1 1 1

Bit	Symbol	Bit Name	Description	R/W
b0	SDAI	SDA Line Monitor	0: SDA0 line is low. 1: SDA0 line is high.	R
b1	SCLI	SCL Line Monitor	0: SCL0 line is low. 1: SCL0 line is high.	R
b2	SDAO	SDA Output Control/Monitor	<ul style="list-style-type: none"> Read: <ul style="list-style-type: none"> 0: The RIIC has driven the SDA0 pin low. 1: The RIIC has released the SDA0 pin. Write: <ul style="list-style-type: none"> 0: The RIIC drives the SDA0 pin low. 1: The RIIC releases the SDA0 pin. (High level output is achieved through an external pull-up resistor.) 	R/W
b3	SCLO	SCL Output Control/Monitor	<ul style="list-style-type: none"> Read: <ul style="list-style-type: none"> 0: The RIIC has driven the SCL0 pin low. 1: The RIIC has released the SCL0 pin. Write: <ul style="list-style-type: none"> 0: The RIIC drives the SCL0 pin low. 1: The RIIC releases the SCL0 pin. (High level output is achieved through an external pull-up resistor.) 	R/W
b4	SOWP	SCLO/SDAO Write Protect	0: SCLO and SDA0 bits can be written. 1: SCLO and SDA0 bits are protected. (This bit is read as 1.)	R/W
b5	CLO	Additional SCL Output	0: Does not output an additional SCL (default). 1: Outputs an additional SCL. (The CLO bit is cleared automatically after one clock pulse is output.)	R/W
b6	IICRST	I ² C-bus Interface Internal Reset	0: Releases the RIIC reset or internal reset. 1: Initiates the RIIC reset or internal reset. (Clears the bit counter and the SCLO/SDAO output latch)	R/W
b7	ICE	I ² C-bus Interface Enable	0: Disable (SCL0 and SDA0 pins in inactive state) 1: Enable (SCL0 and SDA0 pins in active state) (Combined with the IICRST bit to select either RIIC or internal reset.)	R/W

SDAO Bit (SDA Output Control/Monitor) and SCLO Bit (SCL Output Control/Monitor)

These bits are used to directly control the SDA0 and SCL0 signals output from the RIIC.

When writing to these bits, also write 0 to the SOWP bit.

The result of setting these bits is input to the RIIC via the input buffer. When slave mode is selected, a start condition may be detected and the bus may be released depending on the bit settings.

Do not rewrite these bits during a start condition, stop condition, restart condition, or during transmission or reception.

Operation after rewriting under the above conditions is not guaranteed.

When reading these bits, the state of signals output from the RIIC can be read.

CLO Bit (Additional SCL Output)

This bit is used to output an additional SCL for debugging or error processing.

Normally, set the bit to 0. Setting the bit to 1 in a normal communication state causes a communication error.

For details on this function, refer to section 33.11.2, Additional SCL Output Function.

IICRST Bit (I²C-bus Interface Internal Reset)

This bit is used to reset the internal states of the RIIC.

Setting this bit to 1 initiates an RIIC reset or internal reset.

Whether an RIIC reset or internal reset is initiated is determined according to the combination with the ICE bit. Table 33.3 lists the resets of the RIIC.

The RIIC reset initializes all registers and internal states of the RIIC, and the internal reset initializes the bit counter (ICMR1.BC[2:0] bits), the I²C-bus shift register (ICDRS), and the I²C-bus status registers (ICSR1 and ICSR2) as well as the internal states of the RIIC. For the reset conditions for each register, refer to section 33.14, Initialization of Registers and Functions When a Reset is Applied or a Condition is Detected.

An internal reset initiated with the IICRST bit set to 1 during operation (with the ICE bit set to 1) resets the internal states of the RIIC without initializing the port settings and the control and setting registers of the RIIC when the bus or RIIC hangs up due to a communication error.

If the RIIC hangs up in a low level output state, resetting the internal states cancels the low level output state and releases the bus with the SCL0 pin and SDA0 pin at a high impedance.

Note: If an internal reset is initiated using the IICRST bit for a bus hang-up occurred during communication with the master device in slave mode, the states may become different between the slave device and the master device (due to the difference in the bit counter information). For this reason, do not initiate an internal reset in slave mode, but initiate restoration processing from the master device. If it is necessary to perform an internal reset in slave mode, perform it during bus free state. If an internal reset is necessary because the RIIC has hung with the SCL0 line in a low level output state in slave mode, initiate an internal reset and then generate a restart condition from the master device or resume communications from the start condition after having generated a stop condition. If communication is restarted by initiating a reset solely in the slave device without generating a start condition or restart condition from the master device, synchronization will be lost because the master and slave devices operate asynchronously.

Table 33.3 RIIC Resets

IICRST	ICE	State	Specifications
1	0	RIIC reset	Resets all registers and internal states of the RIIC.
	1	Internal reset	Resets the ICMR1.BC[2:0] bits, registers ICSR1, ICSR2, and ICDRS, and the internal states of the RIIC.

ICE Bit (I²C-bus Interface Enable)

This bit selects the active or inactive state of the SCL0 and SDA0 pins. It can also be combined with the IICRST bit to initiate two types of resets. See Table 33.3, RIIC Resets, for the types of resets.

Set the ICE bit to 1 when using the RIIC. The SCL0 and SDA0 pins are placed in the active state when the ICE bit is set to 1.

Set the ICE bit to 0 when the RIIC is not to be used. The SCL0 and SDA0 pins are placed in the inactive state when the ICE bit is set to 0. Do not assign the SCL0 or SDA0 pin to the RIIC when setting up the multi-function pin controller (MPC). Note that the slave address comparison operation is carried out if the pins are assigned to the RIIC.

33.2.2 I²C-bus Control Register 2 (ICCR2)

Address(es): RIIC0.ICCR2 0008 8301h

	b7	b6	b5	b4	b3	b2	b1	b0
	BBSY	MST	TRS	—	SP	RS	ST	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b1	ST	Start Condition Generation Request	0: Does not request to generate a start condition. 1: Requests to generate a start condition.	R/W
b2	RS	Restart Condition Generation Request	0: Does not request to generate a restart condition. 1: Requests to generate a restart condition.	R/W
b3	SP	Stop Condition Generation Request	0: Does not request to generate a stop condition. 1: Requests to generate a stop condition.	R/W
b4	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5	TRS	Transmit/Receive Mode	0: Receive mode 1: Transmit mode	R/W*1
b6	MST	Master/Slave Mode	0: Slave mode 1: Master mode	R/W*1
b7	BBSY	Bus Busy Detection Flag	0: The I ² C-bus is released (bus free state). 1: The I ² C-bus is occupied (bus busy state).	R

Note 1. When the ICMR1.MTWP bit is set to 1, bits MST and TRS can be written to.

ST Bit (Start Condition Generation Request)

This bit is used to request transition to master mode and generation of a start condition.

When this bit is set to 1 to request to generate a start condition, a start condition is generated when the BBSY flag is set to 0 (bus free state).

For details on the start condition generation, refer to section 33.10, Start Condition/Restart Condition/Stop Condition Generating Function.

[Setting condition]

- When 1 is written to the ST bit

[Clearing conditions]

- When 0 is written to the ST bit
- When a start condition has been generated (a start condition is detected)
- When the ICSR2.AL (arbitration-lost) flag is set to 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: Set the ST bit to 1 (requests to generate a start condition) when the BBSY flag is set to 0 (bus free state). Note that arbitration may be lost due to a start condition generation error if the ST bit is set to 1 (requests to generate a start condition) when the BBSY flag is set to 1 (bus busy state).

RS Bit (Restart Condition Generation Request)

This bit is used to request that a restart condition be generated in master mode.

When this bit is set to 1 to request to generate a restart condition, a restart condition is generated when the BBSY flag is set to 1 (bus busy state) and the MST bit is set to 1 (master mode).

For details on the restart condition generation, refer to section 33.10, Start Condition/Restart Condition/Stop Condition Generating Function.

[Setting condition]

- When 1 is written to the RS bit with the ICCR2.BBSY flag set to 1

[Clearing conditions]

- When 0 is written to the RS bit
- When a restart condition has been generated (a start condition is detected)
- When the ICSR2.AL (arbitration-lost) flag is set to 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: Do not set the RS bit to 1 while generating a stop condition.

Note: If 1 (requests to generate a restart condition) is written to the RS bit in slave mode, the restart condition is not generated but the RS bit remains set to 1. If the operating mode changes to master mode with the bit not being cleared, note that the restart condition may be generated.

SP Bit (Stop Condition Generation Request)

This bit is used to request that a stop condition be generated in master mode.

When this bit is set to 1 to request to generate a stop condition, a stop condition is generated when the BBSY flag is set to 1 (bus busy state) and the MST bit is set to 1 (master mode).

For details on the stop condition generation, refer to section 33.10, Start Condition/Restart Condition/Stop Condition Generating Function.

[Setting condition]

- When 1 is written to the SP bit with both the BBSY flag and the ICCR2.MST bit set to 1

[Clearing conditions]

- When 0 is written to the SP bit
- When a stop condition has been generated (a stop condition is detected)
- When the ICSR2.AL (arbitration-lost) flag is set to 1
- When a start condition and a restart condition are detected
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: Writing to the SP bit is not possible while the setting of the BBSY flag is 0 (bus free state).

Note: Do not set the SP bit to 1 while a restart condition is being generated.

TRS Bit (Transmit/Receive Mode)

This bit indicates transmit or receive mode.

The RIIC is in receive mode when the TRS bit is set to 0 and is in transmit mode when the bit is set to 1. Combination of this bit and the MST bit indicates the operating mode of the RIIC.

The value of the TRS bit is automatically changed to 1 for transmission or 0 for reception in response to the generation or detection of a start condition and setting of the R/W# bit. Although writing to the TRS bit is possible when the ICMR1.MTWP bit is set to 1, writing to this bit is not necessary during normal usage.

[Setting conditions]

- When a start condition is generated normally according to the start condition generation request (when a start condition is detected with the ST bit set to 1)
- When a restart condition is generated normally according to the restart condition generation request (when a restart condition is detected with the RS bit set to 1)
- When the R/W# bit added to the slave address is set to 0 in master mode
- When the address received in slave mode matches the address enabled in the ICSE register, with the R/W# bit set to 1
- When 1 is written to the TRS bit with the ICMR1.MTWP bit set to 1

[Clearing conditions]

- When a stop condition is detected
- The ICSR2.AL (arbitration-lost) flag being set to 1
- In master mode, reception of a slave address to which an R/W# bit with the value 1 is appended
- In slave mode, a match between the received address and the address enabled in the ICSE register when the value of the received R/W# bit is 0 (including cases where the received address is the general call address)
- In slave mode, a restart condition is detected (that is, a start condition is detected while the ICCR2.BBSY flag is 1 and the ICCR2.MST bit is 0)
- When 0 is written to the TRS bit with the ICMR1.MTWP bit set to 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

MST Bit (Master/Slave Mode)

This bit indicates master or slave mode.

The RIIC is in slave mode when the MST bit is set to 0 and is in master mode when the bit is set to 1. Combination of this bit and the TRS bit indicates the operating mode of the RIIC.

The value of the MST bit is automatically changed to 1 for master mode or 0 for slave mode by generating of a start condition and generating or detection of a stop condition, etc. Although writing to the MST bit is possible when the ICMR1.MTWP bit is set to 1, writing to this bit is not necessary during normal usage.

[Setting conditions]

- When a start condition is generated normally according to the start condition generation request (when a start condition is detected with the ST bit set to 1)
- When 1 is written to the MST bit with the ICMR1.MTWP bit set to 1

[Clearing conditions]

- When a stop condition is detected
- When the ICSR2.AL (arbitration-lost) flag is set to 1
- When 0 is written to the MST bit with the ICMR1.MTWP bit set to 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

BBSY Flag (Bus Busy Detection Flag)

The BBSY flag indicates whether the I²C-bus is occupied (bus busy state) or released (bus free state).

This bit is set to 1 when the SDA0 line changes from high to low under the condition of SCL0 line = high, assuming that a start condition has been generated.

The RIIC recognizes the SDA0 line changing from low to high while the SCL0 line is high as generation of the stop condition. After that, this flag becomes 0 if the RIIC does not detect a start condition during the bus free time (the period set in the ICBRL register).

[Setting condition]


- When a start condition is detected

[Clearing conditions]

- When the bus free time (specified in the ICBRL register) start condition is not detected after detecting a stop condition
- When 1 is written to the ICCR1.IICRST bit with the ICCR1.ICE bit set to 0 (RIIC reset)

33.2.3 I²C-bus Mode Register 1 (ICMR1)

Address(es): RIIC0.ICMR1 0008 8302h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	BC[2:0]	Bit Counter	b2 b0 0 0 0: 9 bits 0 0 1: 2 bits 0 1 0: 3 bits 0 1 1: 4 bits 1 0 0: 5 bits 1 0 1: 6 bits 1 1 0: 7 bits 1 1 1: 8 bits	R/W*1
b3	BCWP	BC Write Protect	0: Enables a value to be written in the BC[2:0] bits. (This bit is read as 1.)	R/W*1
b6 to b4	CKS[2:0]	Internal Reference Clock Select	Select the internal reference clock (IIC ϕ) source for the RIIC. b6 b4 0 0 0: PCLK/1 0 0 1: PCLK/2 0 1 0: PCLK/4 0 1 1: PCLK/8 1 0 0: PCLK/16 1 0 1: PCLK/32 1 1 0: PCLK/64 1 1 1: PCLK/128	R/W
b7	MTWP	MST/TRS Write Protect	0: Disables writing to the ICCR2.MST and TRS bits. 1: Enables writing to the ICCR2.MST and TRS bits.	R/W

Note 1. Rewrite the BC[2:0] bits and set the BCWP bit to 0 at the same time.

BC[2:0] Bits (Bit Counter)


These bits function as a counter that indicates the number of bits remaining to be transferred at the detection of a rising edge on the SCL0 line. Although these bits are writable and readable, it is not necessary to access these bits under normal conditions.

To write to these bits, specify the number of bits to be transferred plus one (data is transferred with an additional acknowledgment bit) between transferred bytes when the SCL0 line is low.

The values of the BC[2:0] bits return to 000b at the end of a data transfer including the acknowledgment bit or when a start condition including a restart condition is detected.

33.2.4 I²C-bus Mode Register 2 (ICMR2)

Address(es): RIIC0.ICMR2 0008 8303h



Bit	Symbol	Bit Name	Description	R/W																																																						
b0	TMOS	Timeout Detection Time Select	0: Long mode is selected. 1: Short mode is selected.	R/W																																																						
b1	TMOL	Timeout L Count Control	0: Count-up is disabled while the SCL0 line is low. 1: Count-up is enabled while the SCL0 line is low.	R/W																																																						
b2	TMOH	Timeout H Count Control	0: Count-up is disabled while the SCL0 line is high. 1: Count-up is enabled while the SCL0 line is high.	R/W																																																						
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W																																																						
b6 to b4	SDDL[2:0]	SDA Output Delay Counter	<ul style="list-style-type: none"> • When ICMR2.DLCS bit is 0 (IICϕ) <table style="margin-left: 20px; border: none;"> <tr><td style="padding-right: 10px;">b6</td><td style="padding-right: 10px;">b4</td><td></td></tr> <tr><td>0 0 0</td><td></td><td>No output delay</td></tr> <tr><td>0 0 1</td><td></td><td>1 IICϕ cycle</td></tr> <tr><td>0 1 0</td><td></td><td>2 IICϕ cycles</td></tr> <tr><td>0 1 1</td><td></td><td>3 IICϕ cycles</td></tr> <tr><td>1 0 0</td><td></td><td>4 IICϕ cycles</td></tr> <tr><td>1 0 1</td><td></td><td>5 IICϕ cycles</td></tr> <tr><td>1 1 0</td><td></td><td>6 IICϕ cycles</td></tr> <tr><td>1 1 1</td><td></td><td>7 IICϕ cycles</td></tr> </table> • When ICMR2.DLCS bit is 1 (IICϕ/2) <table style="margin-left: 20px; border: none;"> <tr><td style="padding-right: 10px;">b6</td><td style="padding-right: 10px;">b4</td><td></td></tr> <tr><td>0 0 0</td><td></td><td>No output delay</td></tr> <tr><td>0 0 1</td><td></td><td>1 or 2 IICϕ cycles</td></tr> <tr><td>0 1 0</td><td></td><td>3 or 4 IICϕ cycles</td></tr> <tr><td>0 1 1</td><td></td><td>5 or 6 IICϕ cycles</td></tr> <tr><td>1 0 0</td><td></td><td>7 or 8 IICϕ cycles</td></tr> <tr><td>1 0 1</td><td></td><td>9 or 10 IICϕ cycles</td></tr> <tr><td>1 1 0</td><td></td><td>11 or 12 IICϕ cycles</td></tr> <tr><td>1 1 1</td><td></td><td>13 or 14 IICϕ cycles</td></tr> </table> 	b6	b4		0 0 0		No output delay	0 0 1		1 IIC ϕ cycle	0 1 0		2 IIC ϕ cycles	0 1 1		3 IIC ϕ cycles	1 0 0		4 IIC ϕ cycles	1 0 1		5 IIC ϕ cycles	1 1 0		6 IIC ϕ cycles	1 1 1		7 IIC ϕ cycles	b6	b4		0 0 0		No output delay	0 0 1		1 or 2 IIC ϕ cycles	0 1 0		3 or 4 IIC ϕ cycles	0 1 1		5 or 6 IIC ϕ cycles	1 0 0		7 or 8 IIC ϕ cycles	1 0 1		9 or 10 IIC ϕ cycles	1 1 0		11 or 12 IIC ϕ cycles	1 1 1		13 or 14 IIC ϕ cycles	R/W
b6	b4																																																									
0 0 0		No output delay																																																								
0 0 1		1 IIC ϕ cycle																																																								
0 1 0		2 IIC ϕ cycles																																																								
0 1 1		3 IIC ϕ cycles																																																								
1 0 0		4 IIC ϕ cycles																																																								
1 0 1		5 IIC ϕ cycles																																																								
1 1 0		6 IIC ϕ cycles																																																								
1 1 1		7 IIC ϕ cycles																																																								
b6	b4																																																									
0 0 0		No output delay																																																								
0 0 1		1 or 2 IIC ϕ cycles																																																								
0 1 0		3 or 4 IIC ϕ cycles																																																								
0 1 1		5 or 6 IIC ϕ cycles																																																								
1 0 0		7 or 8 IIC ϕ cycles																																																								
1 0 1		9 or 10 IIC ϕ cycles																																																								
1 1 0		11 or 12 IIC ϕ cycles																																																								
1 1 1		13 or 14 IIC ϕ cycles																																																								
b7	DLCS	SDA Output Delay Clock Source Select	0: The internal reference clock (IIC ϕ) is selected as the clock source of the SDA output delay counter. 1: The internal reference clock divided by 2 (IIC ϕ /2) is selected as the clock source of the SDA output delay counter.*1	R/W																																																						

Note 1. The DLCS bit setting of 1 (IIC ϕ /2) only becomes valid when SCL pin is low. When SCL pin is high, the DLCS bit setting of 1 becomes invalid and the clock source becomes the internal reference clock (IIC ϕ).

TMOS Bit (Timeout Detection Time Select)

This bit is used to select long mode or short mode for the timeout detection time when the timeout function is enabled (ICFER.TMOE bit is 1). When this bit is set to 0, long mode is selected. When this bit is set to 1, short mode is selected. In long mode, the timeout detection internal counter functions as a 16-bit counter. In short mode, the counter functions as a 14-bit counter. While the SCL0 line is in the state that enables this counter as specified by bits TMOH and TMOL, the counter counts up in synchronization with the internal reference clock (IIC ϕ) as a count source.

For details on the timeout function, refer to section 33.11.1, Timeout Function.

TMOL Bit (Timeout L Count Control)

This bit is used to enable or disable the internal counter of the timeout function to count up while the SCL0 line is held low when the timeout function is enabled (ICFER.TMOE bit is 1).

TMOH Bit (Timeout H Count Control)

This bit is used to enable or disable the internal counter of the timeout function to count up while the SCL0 line is held high when the timeout function is enabled (ICFER.TMOE bit is 1).

SDDL[2:0] Bits (SDA Output Delay Counter)

The SDA output can be delayed by the SDDL[2:0] setting. This counter works with the clock source selected by the DLCS bit. The setting of this function can be used for all types of SDA output, including the transmission of the acknowledgment bit.


Set the SDA output delay time to meet the I²C-bus specification (within the data valid time/data valid acknowledge time*¹) or the SMBus specification (more than the data hold time (300 ns) and less than “clock low period – data setup time (250 ns)”). Note that, if a value outside the specification is set, communication with communication devices may malfunction or it may seemingly become a start condition or stop condition depending on the bus state.

For details on this function, refer to section 33.5, SDA Output Delay Function.

Note 1. Data valid time/data valid acknowledge time
3,450 ns (up to 100 kbps: Standard-mode (Sm))
900 ns (up to 400 kbps: Fast-mode (Fm))

33.2.5 I²C-bus Mode Register 3 (ICMR3)

Address(es): RIIC0.ICMR3 0008 8304h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	NF[1:0]	Noise Filter Stage Select	b1 b0 0 0: Noise of up to one IIC ϕ cycle is filtered out (single-stage filter). 0 1: Noise of up to two IIC ϕ cycles is filtered out (2-stage filter). 1 0: Noise of up to three IIC ϕ cycles is filtered out (3-stage filter). 1 1: Noise of up to four IIC ϕ cycles is filtered out (4-stage filter).	R/W
b2	ACKBR	Received Acknowledge	0: 0 is received as the acknowledgment bit (ACK reception). 1: 1 is received as the acknowledgment bit (NACK reception).	R
b3	ACKBT	Transmit Acknowledge	0: 0 is to be sent as the acknowledgment bit (ACK transmission). 1: 1 is to be sent as the acknowledgment bit (NACK transmission).	R/W*1
b4	ACKWP	ACKBT Write Protect	0: Modification of the ACKBT bit is disabled. 1: Modification of the ACKBT bit is enabled.	R/W*1
b5	RDRFS	RDRF Flag Set Timing Select	0: The RDRF flag is set at the rising edge of the ninth SCL. (The SCL0 line is not held low at the falling edge of the eighth clock pulse.) 1: The RDRF flag is set at the rising edge of the eighth SCL. (The SCL0 line is held low at the falling edge of the eighth clock pulse.) Low-hold is released by writing a value to the ACKBT bit.	R/W*2
b6	WAIT	WAIT	0: No WAIT (The period between ninth clock pulse and first clock pulse is not held low.) 1: WAIT (The period between ninth clock pulse and first clock pulse is held low.) Low-hold is released by reading the ICDRR register.	R/W*2
b7	SMBS	SMBus/I ² C-bus Select	0: The I ² C-bus is selected. 1: The SMBus is selected.	R/W

Note 1. Write to the ACKBT bit only while the ACKWP bit is already 1. If it is attempted to write 1 to both the ACKWP and ACKBT bits at the same time, the ACKBT bit will not be set to 1.

Note 2. The WAIT and RDRFS bits are valid only in receive mode (invalid in transmit mode).

NF[1:0] Bits (Noise Filter Stage Select)

These bits are used to select the number of stages in the digital noise filter.

For details on the digital noise filter function, refer to section 33.6, Digital Noise Filters.

Note: Set the noise range to be filtered out by the noise filter within a range less than the SCL0 line high period or low period. If the noise filter width is set to a value of [the shorter one of either SCL high width or SCL low width] – 1.5 × t_{IICcyc} (cycle time of internal reference clock (IIC ϕ)) or a greater value, the serial clock is regarded as noise by the noise filter function of the RIIC, which may prevent the RIIC from operating normally.

ACKBR Bit (Received Acknowledge)

This bit is used to store the value of the acknowledgment bit received from the receiver in transmit mode.

[Setting condition]

- When 1 is received as the acknowledgment bit with the ICCR2.TRS bit set to 1

[Clearing conditions]

- When 0 is received as the acknowledgment bit with the ICCR2.TRS bit set to 1
- When 1 is written to the ICCR1.IICRST bit while the ICCR1.ICE bit is 0 (RIIC reset)

ACKBT Bit (Transmit Acknowledge)

This bit is used to set the bit to be sent at the acknowledgment timing in receive mode.

[Setting condition]

- When 1 is written to this bit with the ACKWP bit set to 1

[Clearing conditions]

- When 0 is written to this bit with the ACKWP bit set to 1
- When stop condition generation is detected (when a stop condition is detected with the ICCR2.SP bit set to 1)
- When 1 is written to the ICCR1.IICRST bit while the ICCR1.ICE bit is 0 (RIIC reset)

ACKWP Bit (ACKBT Write Protect)

This bit is used to control the modification of the ACKBT bit.

RDRFS Bit (RDRF Flag Set Timing Select)

This bit is used to select the RDRF flag set timing in receive mode and also to select whether to hold the SCL0 line low at the falling edge of the eighth SCL.

When the RDRFS bit is 0, the SCL0 line is not held low at the falling edge of the eighth SCL, and the RDRF flag is set to 1 at the rising edge of the ninth SCL.

When the RDRFS bit is 1, the RDRF flag is set to 1 at the rising edge of the eighth SCL and the SCL0 line is held low at the falling edge of the eighth SCL. The low-hold of the SCL0 line is released by writing a value to the ACKBT bit.

After data is received with this setting, the SCL0 line is automatically held low before the acknowledgment bit is sent.

This enables processing to send ACK (ACKBT bit is 0) or NACK (ACKBT bit is 1) according to receive data.

WAIT Bit (WAIT)

This bit is used to control whether to hold the period between the ninth SCL and the first SCL low until the I²C-bus receive data register (ICDRR) is completely read each time single-byte data is received in receive mode.

When the WAIT bit is 0, the receive operation is continued without holding the period between the ninth and the first SCL low. When both the RDRFS and WAIT bits are 0, continuous receive operation is enabled with the double buffer.

When the WAIT bit is 1, the SCL0 line is held low from the falling edge of the ninth SCL until the ICDRR register value is read each time single-byte data is received. This enables receive operation in byte units.

Note: When the value of the WAIT bit is to be read, be sure to read the ICDRR register beforehand.

SMBS Bit (SMBus/I²C-bus Select)

Setting this bit to 1 selects the SMBus and enables the IC SER.HOAE bit.

33.2.6 I²C-bus Function Enable Register (ICFER)

Address(es): RIIC0.ICFER 0008 8305h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	SCLE	NFE	NACKE	SALE	NALE	MALE	TMOE
Value after reset:	0	1	1	1	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	TMOE	Timeout Function Enable	0: The timeout function is disabled. 1: The timeout function is enabled.	R/W
b1	MALE	Master Arbitration-Lost Detection Enable	0: Master arbitration-lost detection is disabled. (Disables the arbitration-lost detection function and does not clear the ICCR2.MST and TRS bits automatically when arbitration is lost.) 1: Master arbitration-lost detection is enabled. (Enables the arbitration-lost detection function and clears the ICCR2.MST and TRS bits automatically when arbitration is lost.)	R/W
b2	NALE	NACK Transmission Arbitration-Lost Detection Enable	0: NACK transmission arbitration-lost detection is disabled. 1: NACK transmission arbitration-lost detection is enabled.	R/W
b3	SALE	Slave Arbitration-Lost Detection Enable	0: Slave arbitration-lost detection is disabled. 1: Slave arbitration-lost detection is enabled.	R/W
b4	NACKE	NACK Reception Transfer Suspension Enable	0: Transfer operation is not suspended during NACK reception (transfer suspension disabled). 1: Transfer operation is suspended during NACK reception (transfer suspension enabled).	R/W
b5	NFE	Digital Noise Filter Enable	0: Digital noise filters are not used. 1: Digital noise filters are used.	R/W
b6	SCLE	SCL Synchronization Enable	0: SCL synchronization is disabled. 1: SCL synchronization is enabled.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

TMOE Bit (Timeout Function Enable)

This bit is used to enable or disable the timeout function.

For details on the timeout function, refer to section 33.11.1, Timeout Function.

MALE Bit (Master Arbitration-Lost Detection Enable)

This bit is used to specify whether to use the arbitration-lost detection function in master mode. Normally, set this bit to 1.

NALE Bit (NACK Transmission Arbitration-Lost Detection Enable)

This bit is used to specify whether to cause arbitration to be lost when ACK is detected during transmission of NACK in receive mode (such as when slaves with the same address exist on the bus or when two or more masters select the same slave device simultaneously with different number of receive bytes).

SALE Bit (Slave Arbitration-Lost Detection Enable)

This bit is used to specify whether to cause arbitration to be lost when a value different from the value being transmitted is detected on the bus in slave transmit mode (such as when slaves with the same address exist on the bus or when a mismatch with the transmit data occurs due to noise).

NACKE Bit (NACK Reception Transfer Suspension Enable)

This bit is used to specify whether to continue or discontinue the data transfer when NACK is received in transmit mode. Normally, set this bit to 1.

When NACK is received with the NACKE bit set to 1, the next transfer operation is suspended.

When the NACKE bit is 0, the next transfer operation is continued regardless of the value of the received acknowledgment bit.

For details on the NACK reception transfer suspension function, refer to section 33.8.2, NACK Reception Transfer Suspension Function.

SCLE Bit (SCL Synchronization Enable)

This bit is used to specify whether the SCL output is to be synchronized with the SCL input. Normally, set this bit to 1. When the SCLE bit is set to 0 (SCL synchronization is disabled), the RIIC does not synchronize the SCL output with the SCL input. In this setting, the RIIC outputs the clock with the transfer rate set in registers ICBRH and ICBRL regardless of the SCL0 line state. For this reason, if the load of the I²C-bus line is much larger than the specification value or if the SCL output overlaps in multiple masters, the short-cycle SCL that does not meet the specification may be output. When the SCL synchronization is not used, it also affects the generation of a start condition, restart condition, and stop condition, and the continuous output of additional SCL.

This bit must not be set to 0 except for checking the output of the set transfer rate.

33.2.7 I²C-bus Status Enable Register (ICSER)

Address(es): RIIC0.ICSER 0008 8306h

b7	b6	b5	b4	b3	b2	b1	b0
HOAE	—	DIDE	—	GCAE	SAR2E	SAR1E	SAR0E
Value after reset:	0	0	0	0	1	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SAR0E	Slave Address Register 0 Enable	0: Slave address in registers SARL0 and SARU0 is disabled. 1: Slave address in registers SARL0 and SARU0 is enabled.	R/W
b1	SAR1E	Slave Address Register 1 Enable	0: Slave address in registers SARL1 and SARU1 is disabled. 1: Slave address in registers SARL1 and SARU1 is enabled.	R/W
b2	SAR2E	Slave Address Register 2 Enable	0: Slave address in registers SARL2 and SARU2 is disabled. 1: Slave address in registers SARL2 and SARU2 is enabled.	R/W
b3	GCAE	General Call Address Enable	0: General call address detection is disabled. 1: General call address detection is enabled.	R/W
b4	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5	DIDE	Device-ID Address Detection Enable	0: Device-ID address detection is disabled. 1: Device-ID address detection is enabled.	R/W
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	HOAE	Host Address Enable	0: Host address detection is disabled. 1: Host address detection is enabled.	R/W

SARyE Bit (Slave Address Register y Enable) (y = 0 to 2)

This bit is used to enable or disable the slave address set in registers SARLy and SARUy.

When this bit is set to 1, the slave address set in registers SARLy and SARUy is enabled and is compared with the received slave address.

When this bit is set to 0, the slave address set in registers SARLy and SARUy is disabled and is ignored even if it matches the received slave address.

GCAE Bit (General Call Address Enable)

This bit is used to specify whether to ignore the general call address (0000 000b + 0 (write): All 0) when it is received.

When this bit is set to 1, if the received slave address matches the general call address, the RIIC recognizes the received slave address as the general call address independently of the slave addresses set in registers SARLy and SARUy (y = 0 to 2) and performs data receive operation.

When this bit is set to 0, the received slave address is ignored even if it matches the general call address.

DIDE Bit (Device-ID Address Detection Enable)

This bit is used to specify whether to recognize and execute the device-ID address when a device ID (1111 100b) is received in the first byte after a start condition or restart condition is detected.

When this bit is set to 1, if the received first byte matches the device ID, the RIIC recognizes that the device-ID address has been received. When the following R/W# bit is 0 (write), the RIIC recognizes the second and the following bytes as slave addresses and continues the receive operation.

When this bit is set to 0, the RIIC ignores the received first byte even if it matches the device ID address and recognizes the first byte as a normal slave address.

For details on the device-ID address detection, refer to section 33.7.3, Device-ID Address Detection.

HOAE Bit (Host Address Enable)


This bit is used to specify whether to ignore received host address (0001 000b) when the ICMR3.SMBS bit is 1.

When this bit is set to 1 while the ICMR3.SMBS bit is 1, if the received slave address matches the host address, the RIIC recognizes the received slave address as the host address independently of the slave addresses set in registers SARLy and SARUy (y = 0 to 2) and performs the receive operation.

When the ICMR3.SMBS bit or the HOAE bit is set to 0, the received slave address is ignored even if it matches the host address.

33.2.8 I²C-bus Interrupt Enable Register (ICIER)

Address(es): RIIC0.ICIER 0008 8307h



Bit	Symbol	Bit Name	Description	R/W
b0	TMOIE	Timeout Interrupt Request Enable	0: Timeout interrupt (TMOI) request is disabled. 1: Timeout interrupt (TMOI) request is enabled.	R/W
b1	ALIE	Arbitration-Lost Interrupt Request Enable	0: Arbitration-lost interrupt (ALI) request is disabled. 1: Arbitration-lost interrupt (ALI) request is enabled.	R/W
b2	STIE	Start Condition Detection Interrupt Request Enable	0: Start condition detection interrupt (STI) request is disabled. 1: Start condition detection interrupt (STI) request is enabled.	R/W
b3	SPIE	Stop Condition Detection Interrupt Request Enable	0: Stop condition detection interrupt (SPI) request is disabled. 1: Stop condition detection interrupt (SPI) request is enabled.	R/W
b4	NAKIE	NACK Reception Interrupt Request Enable	0: NACK reception interrupt (NAKI) request is disabled. 1: NACK reception interrupt (NAKI) request is enabled.	R/W
b5	RIE	Receive Data Full Interrupt Request Enable	0: Receive data full interrupt (RXI) request is disabled. 1: Receive data full interrupt (RXI) request is enabled.	R/W
b6	TEIE	Transmission End Interrupt Request Enable	0: Transmission end interrupt (TEI) request is disabled. 1: Transmission end interrupt (TEI) request is enabled.	R/W
b7	TIE	Transmit Data Empty Interrupt Request Enable	0: Transmit data empty interrupt (TXI) request is disabled. 1: Transmit data empty interrupt (TXI) request is enabled.	R/W

TMOIE Bit (Timeout Interrupt Request Enable)

This bit is used to enable or disable timeout interrupt (TMOI) requests when the ICSR2.TMOF flag is set to 1. A TMOI interrupt request is canceled by setting the TMOF flag or the TMOIE bit to 0.

ALIE Bit (Arbitration-Lost Interrupt Request Enable)

This bit is used to enable or disable arbitration-lost interrupt (ALI) requests when the ICSR2.AL flag is set to 1. An ALI interrupt request is canceled by setting the AL flag or the ALIE bit to 0.

STIE Bit (Start Condition Detection Interrupt Request Enable)

This bit is used to enable or disable start condition detection interrupt (STI) requests when the ICSR2.START flag is set to 1. An STI interrupt request is canceled by setting the START flag or the STIE bit to 0.

SPIE Bit (Stop Condition Detection Interrupt Request Enable)

This bit is used to enable or disable stop condition detection interrupt (SPI) requests when the ICSR2.STOP flag is set to 1. An SPI interrupt request is canceled by setting the STOP flag or the SPIE bit to 0.

NAKIE Bit (NACK Reception Interrupt Request Enable)

This bit is used to enable or disable NACK reception interrupt (NAKI) requests when the ICSR2.NACKF flag is set to 1. An NAKI interrupt request is canceled by setting the NACKF flag or the NAKIE bit to 0.

RIE Bit (Receive Data Full Interrupt Request Enable)

This bit is used to enable or disable receive data full interrupt (RXI) requests when the ICSR2.RDRF flag is set to 1.

TEIE Bit (Transmission End Interrupt Request Enable)

This bit is used to enable or disable transmission end interrupt (TEI) requests when the ICSR2.TEND flag is set to 1. An TEI interrupt request is canceled by setting the TEND flag or the TEIE bit to 0.

TIE Bit (Transmit Data Empty Interrupt Request Enable)

This bit is used to enable or disable transmit data empty interrupt (TXI) requests when the ICSR2.TDRE flag is set to 1.

33.2.9 I²C-bus Status Register 1 (ICSR1)

Address(es): RIIC0.ICSR1 0008 8308h

	b7	b6	b5	b4	b3	b2	b1	b0
	HOA	—	DID	—	GCA	AAS2	AAS1	AAS0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	AAS0	Slave Address 0 Detection Flag	0: Slave address 0 is not detected. 1: Slave address 0 is detected.	R/(W) *1
b1	AAS1	Slave Address 1 Detection Flag	0: Slave address 1 is not detected. 1: Slave address 1 is detected.	R/(W) *1
b2	AAS2	Slave Address 2 Detection Flag	0: Slave address 2 is not detected. 1: Slave address 2 is detected.	R/(W) *1
b3	GCA	General Call Address Detection Flag	0: General call address is not detected. 1: General call address is detected.	R/(W) *1
b4	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5	DID	Device-ID Address Detection Flag	0: Device-ID command is not detected. 1: Device-ID command is detected. • This bit is set to 1 when the first byte received immediately after a start condition is detected matches a value of (device ID (1111 100b) + 0 (write)).	R/(W) *1
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	HOA	Host Address Detection Flag	0: Host address is not detected. 1: Host address is detected. • This bit is set to 1 when the received slave address matches the host address (0001 000b).	R/(W) *1

Note 1. Only 0 can be written to clear the flag.

AAS_y Flag (Slave Address y Detection Flag) (y = 0 to 2)

[Setting conditions]

For 7-bit address format: SARU_y.FS bit = 0

- When the received slave address matches the SARL_y.SVA[6:0] bits value with the ICSE_R.SAR_yE bit set to 1 (slave address y detection enabled)

This flag is set to 1 at the rising edge of the ninth SCL in the first byte.

For 10-bit address format: SARU_y.FS bit = 1

- When the received slave address matches a value of (11110b + SARU_y.SVA[1:0] bits) and the following address matches the SARL_y value with the ICSE_R.SAR_yE bit set to 1 (slave address y detection enabled)

This flag is set to 1 at the rising edge of the ninth SCL in the second byte.

[Clearing conditions]

- When 0 is written to the AAS_y flag after reading the AAS_y flag to be 1
- When a stop condition is detected
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

For 7-bit address format: SARU_y.FS bit = 0

- When the received slave address does not match the SARL_y.SVA[6:0] bits value with the ICSE_R.SAR_yE bit set to 1 (slave address y detection enabled)

This flag is set to 0 at the rising edge of the ninth SCL in the first byte.

For 10-bit address format: SARUy.FS bit = 1

- When the received slave address does not match a value of (11110b + SARUy.SVA[1:0] bits) with the ICSER.SARyE bit set to 1 (slave address y detection enabled)
This flag is set to 0 at the rising edge of the ninth SCL in the first byte.
- When the received slave address matches a value of (11110b + SARUy.SVA[1:0] bits) and the following address does not match the SARLy value with the ICSER.SARyE bit set to 1 (slave address y detection enabled)
This flag is set to 0 at the rising edge of the ninth SCL in the second byte.

GCA Flag (General Call Address Detection Flag)

[Setting condition]

- When the received slave address matches the general call address (0000 000b + 0 (write)) with the ICSER.GCAE bit set to 1 (general call address detection is enabled)
This flag is set to 1 at the rising edge of the ninth SCL in the first byte.

[Clearing conditions]

- When 0 is written to the GCA flag after reading GCA flag to be 1
- When a stop condition is detected
- When the received slave address does not match the general call address (0000 000b + 0 (write)) with the ICSER.GCAE bit set to 1 (general call address detection is enabled)
This flag is set to 0 at the rising edge of the ninth SCL in the first byte.
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

DID Flag (Device-ID Address Detection Flag)

[Setting condition]

- When the first byte received immediately after a start condition or restart condition is detected matches a value of (device ID (1111 100b) + 0 (write)) with the ICSER.DIDE bit set to 1 (device-ID address detection is enabled)
This flag is set to 1 at the rising edge of the ninth SCL in the first byte.

[Clearing conditions]

- When 0 is written to the DID flag after reading DID flag to be 1
- When a stop condition is detected
- When the first byte received immediately after a start condition or restart condition is detected does not match a value of (device ID (1111 100b)) with the ICSER.DIDE bit set to 1 (device-ID address detection is enabled)
This flag is set to 0 at the rising edge of the ninth SCL in the first byte.
- When the first byte received immediately after a start condition or restart condition is detected matches a value of (device ID (1111 100b) + 0 (write)) and the second byte does not match any of slave addresses 0 to 2 with the ICSER.DIDE bit set to 1 (device-ID address detection is enabled)
This flag is set to 0 at the rising edge of the ninth SCL in the second byte.
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

HOA Flag (Host Address Detection Flag)

[Setting condition]

- When the received slave address matches the host address (0001 000b) with the ICSER.HOAE bit set to 1 (host address detection is enabled)
This flag is set to 1 at the rising edge of the ninth SCL in the first byte.

[Clearing conditions]

- When 0 is written to the HOA flag after reading HOA flag to be 1
- When a stop condition is detected
- When the received slave address does not match the host address (0001 000b) with the ICSER.HOAE bit set to 1


(host address detection is enabled)

This flag is set to 0 at the rising edge of the ninth SCL in the first byte.

- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

33.2.10 I²C-bus Status Register 2 (ICSR2)

Address(es): RIIC0.ICSR2 0008 8309h



Bit	Symbol	Bit Name	Description	R/W
b0	TMOF	Timeout Detection Flag	0: Timeout is not detected. 1: Timeout is detected.	R/(W) *1
b1	AL	Arbitration-Lost Flag	0: Arbitration is not lost. 1: Arbitration is lost.	R/(W) *1
b2	START	Start Condition Detection Flag	0: Start condition is not detected. 1: Start condition is detected.	R/(W) *1
b3	STOP	Stop Condition Detection Flag	0: Stop condition is not detected. 1: Stop condition is detected.	R/(W) *1
b4	NACKF	NACK Detection Flag	0: NACK is not detected. 1: NACK is detected.	R/(W) *1
b5	RDRF	Receive Data Full Flag	0: The ICDRR register contains no receive data. 1: The ICDRR register contains receive data.	R/(W) *1
b6	TEND	Transmission End Flag	0: Data is being transmitted. 1: Data has been transmitted.	R/(W) *1
b7	TDRE	Transmit Data Empty Flag	0: The ICDRT register contains transmit data. 1: The ICDRT register contains no transmit data.	R

Note 1. Only 0 can be written to clear the flag.

TMOF Flag (Timeout Detection Flag)

This flag is set to 1 when the RIIC recognizes timeout after the SCL0 line state remains unchanged for a certain period.
[Setting condition]

- When the SCL0 line state remains unchanged for the period specified by bits ICMR2.TMOH, TMOL, and TMOS while the ICFER.TMOE bit is 1 (the timeout function is enabled) in master mode or in slave mode and the received slave address matches.

[Clearing conditions]

- When 0 is written to the TMOF bit after reading TMOF = 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

AL Flag (Arbitration-Lost Flag)

This flag shows that bus mastership has been lost (loss in arbitration) due to a bus conflict or some other reason when a start condition is generated or an address and data are transmitted. The RIIC monitors the level on the SDA0 line during transmission and, if the level on the line does not match the value of the bit being output, sets the value of the AL flag to 1 to indicate that the bus is occupied by another device.

The RIIC can also detect loss of arbitration during NACK transmission in receive mode or during data transmission in slave mode.

[Setting conditions]

When master arbitration-lost detection is enabled: ICFER.MALE = 1

- When the internal SDA output state does not match the SDA0 line level at the rising edge of SCL except for the ACK period during data (including slave address) transmission in master transmit mode (when the SDA0 line is driven low while the internal SDA output is high (the SDA0 pin is in the high-impedance state))
- When a start condition is detected while the ICCR2.ST bit is 1 (requests to generate a start condition) or the internal SDA output state does not match the SDA0 line level
- When the ICCR2.ST bit is set to 1 (requests to generate a start condition) with the ICCR2.BBSY flag set to 1.

When NACK arbitration-lost detection is enabled: ICFER.NALE = 1

- When the internal SDA output state does not match the SDA0 line level at the rising edge of SCL in the ACK period during NACK transmission in receive mode

When slave arbitration-lost detection is enabled: ICFER.SALE = 1

- When the internal SDA output state does not match the SDA0 line level at the rising edge of SCL except for the ACK period during data transmission in slave transmit mode

[Clearing conditions]

- When 0 is written to the AL flag after reading AL = 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Table 33.4 Relationship between Arbitration-Lost Generation Sources and Arbitration-Lost Enable Functions

ICFER			ICSR2	Error	Arbitration-Lost Generation Source
MALE	NALE	SALE	AL		
1	x	x	1	Start condition generation error	When internal SDA output state does not match SDA0 line level when a start condition is detected while the ICCR2.ST bit is 1 When ICCR2.ST bit is set to 1 with ICCR2.BBSY flag set to 1
			1	Transmit data mismatch	When transmit data (including slave address) does not match the bus state in master transmit mode
x	1	x	1	NACK transmission mismatch	When ACK is detected during transmission of NACK in master receive mode or slave receive mode
x	x	1	1	Transmit data mismatch	When transmit data does not match the bus state in slave transmit mode

x: Don't care

START Flag (Start Condition Detection Flag)

[Setting condition]

- When a start condition (or a restart condition) is detected

[Clearing conditions]

- When 0 is written to the START bit after reading START = 1
- When a stop condition is detected
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

STOP Flag (Stop Condition Detection Flag)

[Setting condition]

- When a stop condition is detected

[Clearing conditions]

- When 0 is written to the STOP bit after reading STOP = 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

NACKF Flag (NACK Detection Flag)

[Setting condition]

- When ACK is not received (NACK is received) from the receiver in transmit mode with the ICFER.NACKE bit set to 1 (transfer suspension enabled)

[Clearing conditions]

- When 0 is written to the NACKF bit after reading NACKF = 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: When the NACKF flag is set to 1, the RIIC suspends data transmission/reception. Writing to the ICDRT register in transmit mode or reading from the ICDRR register in receive mode with the NACKF flag set to 1 does not enable data transmit/receive operation. To restart data transmission/reception, set the NACKF flag to 0.

RDRF Flag (Receive Data Full Flag)

[Setting conditions]

- When receive data has been transferred from the ICDRS register to the ICDRR register
This flag is set to 1 at the rising edge of the eighth or ninth SCL (selected by the ICMR3.RDRFS bit)
- When the received slave address matches after a start condition (or a restart condition) is detected with the ICCR2.TRS bit set to 0

[Clearing conditions]

- When 0 is written to the RDRF bit after reading RDRF = 1
- When data is read from the ICDRR register
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

TEND Flag (Transmission End Flag)

[Setting condition]

- At the rising edge of the ninth SCL while the TDRE flag is 1

[Clearing conditions]

- When 0 is written to the TEND bit after reading TEND = 1
- When data is written to the ICDRT register
- When a stop condition is detected
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

TDRE Flag (Transmit Data Empty Flag)

[Setting conditions]

- When data has been transferred from the ICDRT register to the ICDRS register and the ICDRT register becomes empty
- When the ICCR2.TRS bit is set to 1
- When the received slave address matches while the TRS bit is 1


[Clearing conditions]

- When data is written to the ICDRT register
- When the ICCR2.TRS bit is set to 0
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: The NACKF flag becoming 1 while the ICFER.NACKE bit is 1 suspends data transmission and reception by the RIIC. Even if the next data for transmission has already been written to the ICDRT register (the TDRE flag is 0), the data in the ICDRT register is retained but not transferred to the ICDRS register. At this point, the TDRE flag does not become 1.

33.2.11 Slave Address Register Ly (SARLy) (y = 0 to 2)

Address(es): RIIC0.SARL0 0008 830Ah, RIIC0.SARL1 0008 830Ch, RIIC0.SARL2 0008 830Eh



Bit	Symbol	Bit Name	Description	R/W
b0	SVA0	10-Bit Address LSB	Set a slave address	R/W
b7 to b1	SVA[6:0]	7-Bit Address/10-Bit Address Lower Bits	Set a slave address	R/W

SVA0 Bit (10-Bit Address LSB)

When the 10-bit address format is selected (SARUy.FS bit is 1), this bit functions as the LSB of a 10-bit address and forms the lower 8 bits of a 10-bit address in combination with the SVA[6:0] bits.

When the ICSEr.SARyE bit is set to 1 (SARLy and SARUy enabled) and the SARUy.FS bit is 1, this bit is valid. While the SARUy.FS bit or SARyE bit is 0, the setting of this bit is ignored.


SVA[6:0] Bits (7-Bit Address/10-Bit Address Lower Bits)

When the 7-bit address format is selected (SARUy.FS bit is 0), these bits function as a 7-bit address. When the 10-bit address format is selected (SARUy.FS bit is 1), these bits function as the lower 8 bits of a 10-bit address in combination with the SVA0 bit.

While the ICSEr.SARyE bit is 0, the setting of these bits is ignored.

33.2.12 Slave Address Register Uy (SARUy) (y = 0 to 2)

Address(es): RIIC0.SARU0 0008 830Bh, RIIC0.SARU1 0008 830Dh, RIIC0.SARU2 0008 830Fh



Bit	Symbol	Bit Name	Description	R/W
b0	FS	7-Bit/10-Bit Address Format Select	0: The 7-bit address format is selected. 1: The 10-bit address format is selected.	R/W
b2, b1	SVA[1:0]	10-Bit Address Upper Bits	Set a slave address	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

FS Bit (7-Bit/10-Bit Address Format Select)

This bit is used to select 7-bit address or 10-bit address for slave address y (in registers SARLy and SARUy).

When the ICSEr.SARyE bit is set to 1 (registers SARLy and SARUy enabled) and the SARUy.FS bit is 0, the 7-bit address format is selected for slave address y, the SARLy.SVA[6:0] bits setting is valid, and the settings of the SVA[1:0] bits and the SARLy.SVA0 bit are ignored.

When the ICSEr.SARyE bit is set to 1 (registers SARLy and SARUy enabled) and the SARUy.FS bit is 1, the 10-bit address format is selected for slave address y and the settings of the SVA[1:0] bits and SARLy are valid.

While the ICSEr.SARyE bit is 0 (registers SARLy and SARUy disabled), the setting of the SARUy.FS bit is invalid.

SVA[1:0] Bits (10-Bit Address Upper Bits)


When the 10-bit address format is selected (FS = 1), these bits function as the upper 2 bits of a 10-bit address.

When the ICSEr.SARyE bit is set to 1 (SARLy and SARUy enabled) and the SARUy.FS bit is 1, these bits are valid.

While the SARUy.FS bit or SARyE bit is 0, the setting of these bits is ignored.

33.2.13 I²C-bus Bit Rate Low-Level Register (ICBRL)

Address(es): RIIC0.ICBRL 0008 8310h



Bit	Symbol	Bit Name	Description	R/W
b4 to b0	BRL[4:0]	Bit Rate Low Period	Low period of SCL	R/W
b7 to b5	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

ICBRL is a 5-bit register to set the low period of SCL.

It also works to generate the data setup time for automatic SCL low-hold operation (refer to section 33.8, Automatic Low-Hold Function for SCL); when the RIIC is used only in slave mode, this register needs to be set to a value longer than the data setup time*1.

ICBRL counts the low period with the internal reference clock ($IIC\phi$) specified by the ICMR1.CKS[2:0] bits.

If the digital noise filter is enabled (the ICFER.NFE bit is 1), set the ICBRL register to a value at least one greater than the number of stages in the noise filter. Regarding the number of stages in the noise filter, see the description of the ICMR3.NF[1:0] bits.


Note 1. Data setup time (t_{SU}: DAT)

250 ns (up to 100 kbps: Standard-mode (Sm))

100 ns (up to 400 kbps: Fast-mode (Fm))

33.2.14 I²C-bus Bit Rate High-Level Register (ICBRH)

Address(es): RIIC0.ICBRH 0008 8311h



Bit	Symbol	Bit Name	Description	R/W
b4 to b0	BRH[4:0]	Bit Rate High Period	High period of SCL	R/W
b7 to b5	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

ICBRH is a 5-bit register to set the high period of SCL. ICBRH is valid in master mode. If the RIIC is used only in slave mode, this register need not to set the high period.

ICBRH counts the high period with the internal reference clock ($IIC\phi$) specified by the ICMR1.CKS[2:0] bits.

If the digital noise filter is enabled (the ICFER.NFE bit is 1), set the ICBRH register to a value at least one greater than the number of stages in the noise filter. Regarding the number of stages in the noise filter, see the description of the ICMR3.NF[1:0] bits.

The I²C transfer rate and the SCL duty are calculated using the following expression.

$$\text{Transfer rate} = 1 / \{ [(ICBRH + 1) + (ICBRL + 1)] / IIC\phi + SCL0 \text{ line rise time } [tr] + SCL0 \text{ line fall time } [tf] \}$$

$$\text{Duty cycle} = \{ SCL0 \text{ line rise time } [tr]^2 + (ICBRH + 1) / IIC\phi \} / \{ SCL0 \text{ line fall time } [tf]^2 + (ICBRL + 1) / IIC\phi \}$$

Note 1. $IIC\phi = PCLK \times \text{Division ratio}$

Note 2. The SCL0 line rise time [tr] and SCL0 line fall time [tf] depend on the total bus line capacitance [Cb] and the pull-up resistor [Rp]. For details, refer to the I²C-bus specification from NXP Semiconductors.

Table 33.5 lists examples of ICBRH/ICBRL settings.

Table 33.5 Examples of ICBRH/ICBRL Settings for Transfer Rate

Transfer Rate (kbps)	Operating Frequency PCLK (MHz)								
	8			10			12.5		
	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL
10	100b	22 (F6h)	25 (F9h)	101b	13 (EDh)	15 (EFh)	101b	16 (F0h)	20 (F4h)
50	010b	16 (F0h)	19 (F3h)	010b	21 (F5h)	24 (F8h)	011b	12 (ECh)	15 (EFh)
100	001b	15 (EFh)	18 (F2h)	001b	19 (F3h)	23 (F7h)	001b	24 (F8h)	29 (FDh)
400	000b	4 (E4h)	10 (EAh)	000b	5 (E5h)	12 (ECh)	000b	7 (E7h)	16 (F0h)

Transfer Rate (kbps)	Operating Frequency PCLK (MHz)								
	16			20			25		
	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL
10	101b	22 (F6h)	25 (F9h)	110b	13 (EDh)	15 (EFh)	110b	16 (F0h)	20 (F4h)
50	011b	16 (F0h)	19 (F3h)	011b	21 (F5h)	24 (F8h)	100b	12 (ECh)	15 (EFh)
100	010b	15 (EFh)	18 (F2h)	010b	19 (F3h)	23 (F7h)	010b	24 (F8h)	29 (FDh)
400	000b	9 (E9h)	20 (F4h)	000b	11 (EBh)	25 (F9h)	001b	7 (E7h)	16 (F0h)


Transfer Rate (kbps)	Operating Frequency PCLK (MHz)								
	30			32			33		
	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL
10	110b	20 (F4h)	24 (F8h)	110b	22 (F6h)	25 (F9h)	110b	22 (F6h)	26 (FAh)
50	100b	15 (EFh)	18 (F2h)	100b	16 (F0h)	19 (F3h)	100b	17 (F1h)	20 (F4h)
100	011b	14 (EEh)	17 (F1h)	011b	15 (EFh)	18 (F2h)	011b	16 (F0h)	19 (F3h)
400	001b	8 (E8h)	19 (F3h)	001b	9 (E9h)	20 (F4h)	001b	9 (E9h)	21 (F5h)

Transfer Rate (kbps)	Operating Frequency PCLK (MHz)								
	40			50			60		
	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL
10	111b	13 (EDh)	15 (EFh)	111b	16 (F0h)	20 (F4h)	111b	20 (F4h)	24 (F8h)
50	100b	21 (F5h)	24 (F8h)	100b	26 (FAh)	31 (FFh)	101b	15 (EFh)	18 (F2h)
100	011b	19 (F3h)	23 (F7h)	011b	24 (F8h)	29 (FDh)	100b	14 (EEh)	17 (F1h)
400	001b	11 (EBh)	25 (F9h)	010b	7 (E7h)	16 (F0h)	010b	8 (E8h)	19 (F3h)

Note: ICBRH/ICBRL settings in these tables are calculated using the following values:
 SCL0 line rise time (tr): 100 kbps or less (Sm): 1000 ns, 400 kbps or less (Fm): 300 ns
 SCL0 line fall time (tf): 400 kbps or less (Sm/Fm): 300 ns
 For the specified values of rise time (tr) and fall time (tf) of the SCL0 signal, refer to the I²C-bus specification from NXP Semiconductors.

33.2.15 I²C-bus Transmit Data Register (ICDRT)

Address(es): RIIC0.ICDRT 0008 8312h




When the ICDRT register detects a space in the I²C-bus shift register (ICDRS), it transfers the transmit data that has been written to the ICDRT register to the ICDRS register and starts transmitting data in transmit mode.

The double-buffer structure of the ICDRT register and the ICDRS register allows continuous transmit operation if the next transmit data has been written to the ICDRT register while the ICDRS register data is being transmitted.

The ICDRT register can always be read and written. Write transmit data to the ICDRT register once when a transmit data empty interrupt (TXI) request is generated.

33.2.16 I²C-bus Receive Data Register (ICDRR)

Address(es): RIIC0.ICDRR 0008 8313h



When 1 byte of data has been received, the received data is transferred from the I²C-bus shift register (ICDRS) to the ICDRR register to enable the next data to be received.

The double-buffer structure of the ICDRS register and the ICDRR register allows continuous receive operation if the received data has been read from the ICDRR register while the ICDRS register is receiving data.

The ICDRR register cannot be written. Read data from the ICDRR register once when a receive data full interrupt (RXI) request is generated.

If the ICDRR register receives the next receive data before the current data is read from the ICDRR register (while the ICSR2.RDRF flag is 1), the RIIC automatically holds the SCL line low one cycle before the RDRF flag is set to 1 next.

33.2.17 I²C-bus Shift Register (ICDRS)

The ICDRS register is an 8-bit shift register to transmit and receive data.

During transmission, transmit data is transferred from the ICDRT register to the ICDRS register and is sent from the SDA0 pin. During reception, data is transferred from the ICDRS register to the ICDRR register after 1 byte of data has been received.

The ICDRS register cannot be accessed directly.

33.3 Operation

33.3.1 Communication Data Format

The I²C-bus format consists of 8-bit data and 1-bit acknowledgment. The first byte following a start condition or restart condition is an address byte used to specify a slave device with which the master device communicates. The specified slave is valid until a new slave is specified or a stop condition is generated.

Figure 33.2 shows the I²C-bus format, and Figure 33.3 shows the I²C-bus timing.




Figure 33.2 I²C-bus Format




Figure 33.3 I²C-bus Timing (SLA = 7 Bits)

- S: Start condition. The master device drives the SDA0 line low from high while the SCL0 line is high.
- SLA: Slave address, by which the master device selects a slave device.
- R/W#: Indicates the direction of data transfer: from the slave device to the master device when R/W is 1, or from the master device to the slave device when R/W is 0.
- A: Acknowledge. The receiver drives the SDA0 line low. (In master transmit mode, the slave device returns acknowledge. In master receive mode, the master device returns acknowledge.)
- A#: Not Acknowledge. The receiver drives the SDA0 line high.
- Sr: Restart condition. The master device drives the SDA0 line low from high after the setup time has elapsed with the SCL0 line high.
- DATA: Transmitted or received data
- P: Stop condition. The master device drives the SDA0 line high from low while the SCL0 line is high.

33.3.2 Initial Settings

Before starting data transmission and reception, initialize the RIIC according to the procedure in Figure 33.4. Set the ICCR1.ICE bit to 1 (internal reset) after setting the ICCR1.IICRST bit to 1 (RIIC reset) with the ICCR1.ICE bit set to 0 (SCL0 and SDA0 pins in inactive state). This initializes the various flags and internal state of the ICSR1 register. After that, set registers SARLy, SARUy, ICSEr, ICMR1, ICBRH, and ICBRL (y = 0 to 2), and set the other registers as necessary (for initial settings of the RIIC, see Figure 33.4). When the necessary register settings have been completed, set the ICCR1.IICRST bit to 0 (releases the RIIC reset). This step is not necessary if initialization of the RIIC has already been completed.




Figure 33.4 Example of RIIC Initialization Flowchart

33.3.3 Master Transmit Operation

In master transmit operation, the RIIC generates clock signals and sends data as the master device, and the slave device returns acknowledgments. Figure 33.5 shows an example of usage of master transmission and Figure 33.6 to Figure 33.8 show the timing of operations in master transmission.

The following describes the procedure and operations for master transmission.

- (1) Initial settings. For details, refer to section 33.3.2, Initial Settings.
- (2) Read the ICCR2.BBSY flag to check that the bus is open, and then set the ICCR2.ST bit to 1 (requests to generate a start condition). Upon receiving the request, the RIIC generates a start condition. At the same time, the BBSY flag and the ICSR2.START flag are automatically set to 1 and the ST bit is automatically set to 0. At this time, if the start condition is detected and the internal levels for the SDA output state and the levels on the SDA0 line have matched while the ST bit is 1, the RIIC recognizes that generating of the start condition as requested by the ST bit has been successfully completed, and bits MST and TRS in the ICCR2 register are automatically set to 1, placing the RIIC in master transmit mode. The ICSR2.TDRE flag is also automatically set to 1 in response to setting of the TRS bit to 1.
- (3) Check that the ICSR2.TDRE flag is 1, and then write the value for transmission (the slave address and the R/W# bit) to the ICDRT register. Once the data for transmission are written to the ICDRT register, the TDRE flag is automatically set to 0, the data are transferred from the ICDRT register to the ICDRS register, and the TDRE flag is again set to 1. After the byte containing the slave address and R/W# bit has been transmitted, the value of the TRS bit is automatically updated to select master transmit or master receive mode in accord with the value of the transmitted R/W# bit. If the value of the R/W# bit was 0, the RIIC continues in master transmit mode. Because the ICSR2.NACKF flag being 1 at this time indicates that no slave device recognized the address or there was an error in communications, write 1 to the ICCR2.SP bit to generate a stop condition. For data transmission with an address in the 10-bit format, start by writing 1111 0b, the 2 higher-order bits of the slave address, and W to the ICDRT register as the first address transmission. Then, as the second address transmission, write the 8 lower-order bits of the slave address to the ICDRT register.
- (4) After confirming that the ICSR2.TDRE flag is 1, write the data for transmission to the ICDRT register. The RIIC automatically holds the SCL0 line low until the data for transmission are ready or a stop condition is generated.
- (5) After all bytes of data for transmission have been written to the ICDRT register, wait until the ICSR2.NACKF or ICSR2.TEND flag becomes 1, and then set the ICCR2.SP bit to 1 (requests to generate a stop condition). Upon receiving a stop condition generation request, the RIIC generates the stop condition.
- (6) Upon detecting the stop condition, the RIIC automatically sets bits MST and TRS in the ICCR2 register to 00b and enters slave receive mode. Furthermore, it automatically sets the TDRE and TEND flags to 0, and sets the ICSR2.STOP flag to 1.
- (7) After checking that the ICSR2.STOP flag is 1, set the ICSR2.NACKF and STOP flags to 0 for the next transfer operation.




Figure 33.5 Example of Master Transmission Flowchart




Figure 33.6 Master Transmit Operation Timing (1) (7-Bit Address Format)




Figure 33.7 Master Transmit Operation Timing (2) (10-Bit Address Format)




Figure 33.8 Master Transmit Operation Timing (3)

33.3.4 Master Receive Operation

In master receive operation, the RIIC as a master device generates clock signals, receives data from the slave device, and returns acknowledgments. Because the RIIC must start by sending a slave address to the corresponding slave device, this part of the procedure is performed in master transmit mode, but the subsequent steps are in master receive mode.

Figure 33.9 and Figure 33.10 show examples of usage of master reception (7-bit address format) and Figure 33.11 to Figure 33.13 show the timing of operations in master reception.

The following describes the procedure and operations for master reception.

- (1) Initial settings. For details, refer to section 33.3.2, Initial Settings.
- (2) Read the ICCR2.BBSY flag to check that the bus is open, and then set the ICCR2.ST bit to 1 (requests to generate a start condition). Upon receiving the request, the RIIC generates a start condition. When the RIIC detects the start condition, the BBSY flag and the ICSR2.START flag are automatically set to 1 and the ST bit is automatically set to 0. At this time, if the start condition is detected and the levels for the SDA output and the levels on the SDA0 line have matched while the ST bit is 1, the RIIC recognizes that generating of the start condition as requested by the ST bit has been successfully completed, and bits MST and TRS in the ICCR2 register are automatically set to 1, placing the RIIC in master transmit mode. The ICSR2.TDRE flag is also automatically set to 1 in response to setting of the TRS bit to 1.
- (3) Check that the ICSR2.TDRE flag is 1, and then write the value for transmission (the first byte indicates the slave address and value of the R/W# bit) to the ICDRT register. Once the data for transmission are written to the ICDRT register, the TDRE flag is automatically set to 0, the data are transferred from the ICDRT register to the ICDRS register, and the TDRE flag is again set to 1. Once the byte containing the slave address and R/W# bit has been transmitted, the value of the ICCR2.TRS bit is automatically updated to select transmit or receive mode in accord with the value of the transmitted R/W# bit. If the value of the R/W# bit was 1, the TRS bit is set to 0 on the rising edge of the ninth SCL, placing the RIIC in master receive mode. At this time, the TDRE flag is set to 0 and the ICSR2.RDRF flag is automatically set to 1.

Because the ICSR2.NACKF flag being 1 at this time indicates that no slave device recognized the address or there was an error in communications, write 1 to the ICCR2.SP bit to generate a stop condition.

For master reception from a device with a 10-bit address, start by using master transmission to send the 10-bit address, and then generate a restart condition. After that, transmitting 1111 0b, the two higher-order bits of the slave address, and the R bit places the RIIC in master receive mode.

- (4) Dummy read the ICDRR register after confirming that the ICSR2.RDRF flag is 1; this makes the RIIC start output of the SCL and start data reception.
- (5) After 1 byte of data has been received, the ICSR2.RDRF flag is set to 1 on the rising edge of the eighth or ninth SCL (the clock signal) as selected by the ICMR3.RDRFS bit. Reading the ICDRR register at this time will produce the received data, and the RDRF flag is automatically set to 0 at the same time. Furthermore, the value of the acknowledgment bit received during the ninth SCL is returned as the value set in the ICMR3.ACKBT bit. Furthermore, if the next byte to be received is the next to last byte, set the ICMR3.WAIT bit to 1 (for wait insertion) before reading the ICDRR register (containing the second byte from last). As well as enabling NACK output even in the case of delays in processing to set the ICMR3.ACKBT bit to 1 (NACK) in step (6), due to other interrupts, etc., this fixes the SCL0 line to low on the falling edge of the ninth clock pulse in reception of the last byte, so the state is such that generating a stop condition is possible.
- (6) When the ICMR3.RDRFS bit is 0 and the slave device must be notified that it is to end transfer for data reception after transfer of the next (final) byte, set the ICMR3.ACKBT bit to 1 (NACK).
- (7) After reading the byte before last from the ICDRR register, if the value of the ICSR2.RDRF flag is confirmed to be 1, write 1 to the ICCR2.SP bit (requests to generate a stop condition) and then read the last byte from the ICDRR register. When the ICDRR register is read, the RIIC is released from the wait state and generates the stop condition after low-level output in the ninth clock pulse is completed or the SCL0 line is released from the low-hold state.
- (8) Upon detecting the stop condition, the RIIC automatically sets bits MST and TRS in the ICCR2 register to 00b and enters slave receive mode. Furthermore, detection of the stop condition leads to setting of the ICSR2.STOP flag to 1.
- (9) After checking that the ICSR2.STOP flag is 1, set the ICSR2.NACKF and STOP flags to 0 for the next transfer operation.




Figure 33.9 Example of Master Reception (7-Bit Address Format, 1 or 2 bytes)




Figure 33.10 Example of Master Reception (7-Bit Address Format, 3 Bytes or More)




Figure 33.11 Master Receive Operation Timing (1) (7-Bit Address Format, When RDRFS bit is 0)




Figure 33.12 Master Receive Operation Timing (2) (10-Bit Address Format, When RDRFS bit is 0)




Figure 33.13 Master Receive Operation Timing (3) (When RDRFS bit is 0)

33.3.5 Slave Transmit Operation

In slave transmit operation, the master device outputs the SCL, the RIIC transmits data as a slave device, and the master device returns acknowledgments.

Figure 33.14 shows an example of usage of slave transmission and Figure 33.15 and Figure 33.16 show the timing of operations in slave transmission.

The following describes the procedure and operations for slave transmission.

- (1) Initial settings. For details, refer to section 33.3.2, Initial Settings.
After initial settings, the RIIC will stay in the standby state until it receives a slave address that it matches.
- (2) After receiving a matching slave address, the RIIC sets one of the corresponding bits ICSR1.HOA, GCA, and AAS_y (y = 0 to 2) to 1 on the rising edge of the ninth SCL (the clock signal) and outputs the value set in the ICMR3.ACKBT bit to the acknowledgment bit on the ninth SCL. If the value of the R/W# bit that was also received at this time is 1, the RIIC automatically places itself in slave transmit mode by setting both the ICCR2.TRS bit and the ICSR2.TDRE flag to 1.
- (3) After the ICSR2.TDRE flag is confirmed to be 1, write the data for transmission to the ICDRT register. At this time, if the RIIC does not receive ACK from the master device (receives a NACK signal) while the ICFER.NACKF bit is 1, the RIIC suspends transfer of the next data.
- (4) Wait until the ICSR2.TEND flag is set to 1 while the ICSR2.TDRE flag is 1, after the ICSR2.NACKF flag is set to 1 or the last byte for transmission is written to the ICDRT register. When the ICSR2.NACKF flag or the TEND flag is 1, the RIIC drives the SCL0 line low on the falling edge of ninth SCL.
- (5) When the ICSR2.NACKF flag or the ICSR2.TEND flag is 1, dummy read the ICDRR register to complete the processing. This releases the SCL0 line.
- (6) Upon detecting the stop condition, the RIIC automatically sets bits ICSR1.HOA, GCA, and AAS_y (y = 0 to 2), flags ICSR2.TDRE and TEND, and the ICCR2.TRS bit to 0, and enters slave receive mode.
- (7) After checking that the ICSR2.STOP flag is 1, set the ICSR2.NACKF and STOP flags to 0 for the next transfer operation.




Figure 33.14 Example of Slave Transmission Flowchart




Figure 33.15 Slave Transmit Operation Timing (1) (7-Bit Address Format)




Figure 33.16 Slave Transmit Operation Timing (2)

33.3.6 Slave Receive Operation

In slave receive operation, the master device outputs the SCL and transmit data, and the RIIC returns acknowledgments as a slave device.

Figure 33.17 shows an example of usage of slave reception and Figure 33.18 and Figure 33.19 show the timing of operations in slave reception.

The following describes the procedure and operations for slave reception.

- (1) Initial settings. For details, refer to section 33.3.2, Initial Settings.
After initial settings, the RIIC will stay in the standby state until it receives a slave address that it matches.
- (2) After receiving a matching slave address, the RIIC sets one of the corresponding bits ICSR1.HOA, GCA, and AASy (y = 0 to 2) to 1 on the rising edge of the ninth SCL (the clock signal) and outputs the value set in the ICMR3.ACKBT bit to the acknowledgment bit on the ninth SCL. If the value of the R/W# bit that was also received at this time is 0, the RIIC continues to place itself in slave receive mode and sets the ICSR2.RDRF flag to 1.
- (3) After the ICSR2.STOP flag is confirmed to be 0 and the ICSR2.RDRF flag to be 1, dummy read the ICDRR register (the dummy value consists of the slave address and R/W# bit when the 7-bit address format is selected, or the lower 8 bits when the 10-bit address format is selected).
- (4) When the ICDRR register is read, the RIIC automatically sets the ICSR2.RDRF flag to 0. If reading of the ICDRR register is delayed and a next byte is received while the RDRF flag is still set to 1, the RIIC holds the SCL0 line low from one SCL cycle before the timing with which RDRF should be set. In this case, reading the ICDRR register releases the SCL0 line from being held low.
When the ICSR2.STOP flag is 1 and the ICSR2.RDRF flag is also 1 or when all the data is completely received, read the ICDRR register.
- (5) Upon detecting the stop condition, the RIIC automatically clears bits ICSR1.HOA, GCA, and AASy (y = 0 to 2) to 0.
- (6) After checking that the ICSR2.STOP flag is 1, set the ICSR2.STOP flag to 0 for the next transfer operation.




Figure 33.17 Example of Slave Reception Flowchart




Figure 33.18 Slave Receive Operation Timing (1) (7-Bit Address Format, when RDRFS bit is 0)




Figure 33.19 Slave Receive Operation Timing (2) (when RDRFS bit is 0)

33.4 SCL Synchronization Circuit

In generation of the SCL, the RIIC starts counting out the value for width at high level specified in the ICBRH register when it detects a rising edge on the SCL0 line and drives the SCL0 line low once counting of the width at high level is complete. When the RIIC detects the falling edge of the SCL0 line, it starts counting out the width at low period specified in the ICBRL register, and then stops driving the SCL0 line (releases the line) once counting of the width at low level is complete. The SCL is thus generated.

If multiple master devices are connected to the I²C-bus, a collision of SCL signals may arise due to contention with another master device. In such cases, the master devices have to synchronize their SCL signals. Since synchronization of the SCL signals must be handled bit by bit, the RIIC is equipped with a facility (the SCL synchronization circuit) for obtaining bit-by-bit synchronization of the SCL signals by monitoring the SCL0 line while in master mode.

When the RIIC has detected a rising edge on the SCL0 line and thus started counting out the width at high level specified in the ICBRH register, and the level on the SCL0 line falls because an SCL signal is being generated by another master device, the RIIC stops counting when it detects the falling edge, drives the level on the SCL0 line low, and starts counting out the width at low level specified in the ICBRL register. When the RIIC finishes counting out the width at low level, it stops driving the SCL0 line low (i.e. releases the line). At this time, if the width at low level of the SCL signal from the other master device is longer than the width at low level set in the RIIC, the width at low level of the SCL signal will be extended. Once the width at low level for the other master device has ended, the SCL signal rises because the SCL0 line has been released. When the RIIC finishes outputting the low period of the SCL, the SCL0 line is released and the SCL rises. That is, in cases of contention of SCL signals from more than one master, the width at high level of the SCL signal is synchronized with that of the clock having the narrower width, and the width at low level of the SCL signal is synchronized with that of the clock having the broader width. However, such synchronization of the SCL signal is only enabled when the ICFER.SCLE bit is set to 1.




Figure 33.20 Generation and Synchronization of the SCL Signal from the RIIC

33.5 SDA Output Delay Function

The RIIC module incorporates a function for delaying output on the SDA line. The delay can be applied to all output (generation of the start, restart, and stop conditions, data, and the ACK and NACK signals) on the SDA line.

The SDA output delay function is used to delay the SDA output timing relative to falling edges of SCL to ensure that the SDA signal changes while the SCL is low and can be used to prevent erroneous operation of communications devices.

This function is also used to satisfy the 300 ns (min.) data hold time prescribed by the SMBus specification.

The output delay function is enabled by setting the ICMR2.SDDL[2:0] bits to any value other than 000b, and disabled by setting the same bits to 000b.

When the SDA output delay function is enabled (the SDDL[2:0] bits are not “000b”), the SDA output delay counter counts the number of cycles set in the SDDL[2:0] bits of the count source selected by the ICMR2.DLCS bit (the internal reference clock (IIC ϕ) or internal reference clock divided by 2 (IIC ϕ /2)). On completion of counting of cycles of delay, the RIIC changes the bit being output as the SDA signal (generation of the start, restart, or stop condition, a new bit, or an ACK or NACK signal).




Figure 33.21 SDA Output Delay Function

33.6 Digital Noise Filters

The states of the SCL0 and SDA0 pins are conveyed to the internal circuitry through digital noise filters. Figure 33.22 is a block diagram of the digital noise filter.

The on-chip digital noise filter of each RIIC consists of four flip-flop circuit stages connected in series and a match detection circuit.

The number of effective stages in the digital noise filter is selected by the ICMR3.NF[1:0] bits. The selected number of effective stages determines the noise-filtering capability as a period from one to four cycles of IIC ϕ .

The input signal to the SCL0 pin (or SDA0 pin) is sampled on falling edges of the IIC ϕ signal. When the input signal level matches the output level for the number of effective flip-flop circuit stages selected by the ICMR3.NF[1:0] bits, the signal level is conveyed to the subsequent stages. If the signal levels do not match, the previous value is retained.

If the ratio between the frequency of the internal operating clock (PCLK) and the transfer rate is relatively small (e.g. data transfer at 400 kbps with PCLK = 4 MHz), the characteristics of the digital noise filter may lead to the elimination of needed signals as noise.




Figure 33.22 Block Diagram of the Digital Noise Filter

33.7 Address Match Detection

The RIIC can set three unique slave addresses in addition to the general call address and host address, and also can set 7-bit or 10-bit slave addresses.

33.7.1 Slave-Address Match Detection

The RIIC can set three unique slave addresses, and has a slave address detection function for each unique slave address. When the ICSER.SARyE bit (y = 0 to 2) is set to 1, the slave addresses set in registers SARUy and SARLy (y = 0 to 2) can be detected.

When the RIIC detects a match with its set slave address, the corresponding ICSR1.AASy flag (y = 0 to 2) is set to 1 on the rising edge of the ninth SCL, and the ICSR2.RDRF flag or the ICSR2.TDRE flag is set to 1 according to the level of the R/W# bit. This causes a receive data full interrupt (RXI) or transmit data empty interrupt (TXI) to be generated. The AASy flag is used to identify which slave address has been specified.

Figure 33.23 to Figure 33.25 show the AASy flag set timing in three cases.




Figure 33.23 AASy Flag Set Timing with 7-Bit Address Format Selected




Figure 33.24 AASy Flag Set Timing with 10-Bit Address Format Selected




Figure 33.25 AASy Flag Set/Clear Timing with 7-Bit/10-Bit Address Formats Mixed

33.7.2 Detection of the General Call Address

The RIIC also has a facility for detecting the general call address (0000 000b + 0 (write)). This is enabled by setting the IC SER.GCAE bit to 1.

If the address following a start or restart condition is 0000 000b + 1 (read) (start byte), the RIIC recognizes this as the address of a slave device with an “all-zero” address but not as the general call address.

When the RIIC detects the general call address, both the IC SR1.GCA flag and the IC SR2.RDRF flag are set to 1 on the rising edge of the ninth SCL. This leads to the generation of a receive data full interrupt (RXI). The value of the GCA flag can be confirmed to recognize that the general call address has been transmitted.

Operation after detection of the general call address is the same as normal slave receive operation.




Figure 33.26 Timing of GCA Flag Setting during Reception of General Call Address

33.7.3 Device-ID Address Detection

The RIIC module has a function to detect device-ID addresses complying with the I²C-bus specification. When the RIIC receives 1111 100b as the first seven bits of the first byte following a start condition or a restart condition while the ICSER.DIDE bit is 1, the RIIC recognizes the address as a device-ID address, sets the ICSR1.DID flag to 1 on the rising edge of the ninth SCL when the following R/W# bit is 0, and then compares the second and following bytes with its own slave address. If the received address matches the value in the slave address register, the RIIC sets the corresponding ICSR1.AASy flag (y = 0 to 2) to 1.

After that, when the first byte received after a start or restart condition is generated matches the device ID address (1111 100b) again and the following R/W# bit is 1, the RIIC does not compare the second and subsequent bytes and sets the ICSR2.TDRE flag to 1.

In the device-ID address detection function, the RIIC sets the DID flag to 0 if a match with the RIIC's own slave address is not obtained or a match with the device ID address is not obtained after a match with the RIIC's own slave address and the detection of a restart condition. If the first byte after detection of a start or restart condition matches the device ID address (1111 100b) and the R/W# bit is 0, the RIIC sets the DID flag to 1 and compares the second and subsequent bytes with the RIIC's slave address. If the R/W# bit is 1, the DID flag holds the previous value and the RIIC does not compare the second and subsequent bytes. Therefore, the reception of a device-ID address can be checked by reading the DID flag after confirming that TDRE flag is 1.

Furthermore, prepare the device-ID fields (3 bytes: 12 bits indicating the manufacturer + 9 bits identifying the part + 3 bits indicating the revision) that must be sent to the host after reception of a continuous device-ID field as normal data for transmission. For details of the information that must be included in device-ID fields, contact NXP Semiconductors.




Figure 33.27 Set/Clear Timing of the AASy and DID Flags during Reception of Device-ID Address

33.7.4 Host Address Detection

The RIIC has a function to detect the host address while the SMBus is operating. When the ICSER.HOAE bit is set to 1 while the ICMR3.SMBS bit is 1, the RIIC can detect the host address (0001 000b) in slave receive mode (bits MST and TRS in the ICCR2 register are 00b).

When the RIIC detects the host address, the ICSR1.HOA flag is set to 1 at the rising edge of the ninth SCL, and at the same time, the ICSR2.RDRF flag is set to 1 when the R/W# bit is 0 (Wr bit). This causes a receive data full interrupt (RXI) to be generated. The HOA flag is used to recognize that the host address was sent from the smart battery or other devices.

If the bit following the host address (0001 000b) is an Rd bit (R/W# bit is 1), the RIIC can also detect the host address. After the host address is detected, the RIIC operates in the same manner as normal slave operation.




Figure 33.28 HOA Flag Set Timing during Reception of Host Address

33.8 Automatic Low-Hold Function for SCL

33.8.1 Function to Prevent Wrong Transmission of Transmit Data

If the shift register (ICDRS) is empty when data have not been written to the I²C-bus transmit data register (ICDRT) with the RIIC in transmission mode (ICCR2.TRS bit is 1), the SCL0 line is automatically held low over the intervals shown below. This low period is extended until data for transmission have been written, which prevents the unintended transmission of erroneous data.

Master transmit mode

- Low period after a start condition or restart condition is generated
- Low period between the ninth clock pulse of one transfer and the first clock pulse of the next

Slave transmit mode

- Low period between the ninth clock pulse of one transfer and the first clock pulse of the next




Figure 33.29 Automatic Low-Hold Operation in Transmit Mode

33.8.2 NACK Reception Transfer Suspension Function

The RIIC has a function to suspend transfer operation when NACK is received in transmit mode (ICCR2.TRS bit is 1). This function is enabled when the ICFER.NACKE bit is set to 1 (transfer suspension enabled). If the next transmit data has already been written (ICSR2.TDRE flag is 0) when NACK is received, next data transmission at the falling edge of the ninth SCL is automatically suspended. This prevents the SDA0 line output level from being held low when the MSB of the next transmit data is 0.

If the data transmission is suspended (ICSR2.NACKF flag is 1) by this function, the following data transmission and data reception are not started. To resume data transfer, set the NACKF flag to 0. In master transmit mode, restart data transfer by setting the NACKF flag to 0 after generating a restart condition, or restart data transfer from a start condition after generating a stop condition then setting the NACKF flag to 0.




Figure 33.30 Suspension of Data Transmission When NACK is Received (NACKE = 1)

33.8.3 Function to Prevent Failure to Receive Data

If response processing is delayed when receive data (ICDRR) read is delayed for a period of one transfer byte or more with receive data full (ICSR2.RDRF flag is 1) in receive mode (ICCR2.TRS bit is 0), the RIIC holds the SCL0 line low automatically immediately before the next data is received to prevent failure to receive data.

This function to prevent failure to receive data using the automatic low-hold function is also enabled even if the read processing of the final receive data is delayed and, in the meantime, the RIIC's own slave address is designated after a stop condition is generated. This function does not disturb other communication because the RIIC does not hold the SCL0 line low when a mismatch with its own slave address occurs after a stop condition is generated.

Sections in which the SCL0 line is held low can be selected with a combination of the WAIT and RDRFS bits in the ICMR3 register.

(1) 1-Byte Receive Operation and Automatic Low-Hold Function Using the WAIT Bit

When the ICMR3.WAIT bit is set to 1, the RIIC performs 1-byte receive operation using the WAIT bit function.

Furthermore, when the ICMR3.RDRFS bit is 0, the RIIC automatically sends the ICMR3.ACKBT bit value for the acknowledgment bit in the period from the falling edge of the eighth SCL to the falling edge of the ninth SCL, and automatically holds the SCL0 line low at the falling edge of the ninth SCL using the WAIT bit function. This low-hold is released by reading data from the ICDRR register, which enables bitwise receive operation.

The WAIT bit function is enabled for receive bytes after a match with the RIIC's own slave address (including the general call address and host address) is obtained in master receive mode or slave receive mode.

(2) 1-Byte Receive Operation (ACK/NACK Transmission Control) and Automatic Low-Hold Function Using the RDRFS Bit

When the ICMR3.RDRFS bit is set to 1, the RIIC performs 1-byte receive operation using the RDRFS bit function.

When the RDRFS bit is set to 1, the ICSR2.RDRF flag (receive data full) is set to 1 at the rising edge of the eighth SCL, and the SCL0 line is automatically held low at the falling edge of the eighth SCL. This low-hold is released by writing a value to the ICMR3.ACKBT bit, but cannot be released by reading data from the ICDRR register, which enables receive operation by the ACK/NACK transmission control according to the data received in byte units.

The RDRFS bit function is enabled for receive bytes after a match with the RIIC's own slave address (including the general call address and host address) is obtained in master receive mode or slave receive mode.




Figure 33.31 Automatic Low-Hold Operation in Receive Mode (Using RDRFS and WAIT Bits)

33.9 Arbitration-Lost Detection Functions

In addition to the normal arbitration-lost detection function defined by the I²C-bus specification, the RIIC has functions to prevent double-generation of a start condition, to detect arbitration-lost during transmission of NACK, and to detect arbitration-lost in slave transmit mode.

33.9.1 Master Arbitration-Lost Detection (MALE Bit)

The RIIC drives the SDA0 line low to generate a start condition. However, if the SDA0 line has already been driven low by another master device generating a start condition, the RIIC causes arbitration to be lost, so priority is given to transfer by the other master device. Similarly, if the ICCR2.ST bit is set to 1 while the ICCR2.BBSY flag is 1 (bus busy state), arbitration is lost, so priority is given to transfer by the other master device. No start condition is generated in this case. When a start condition is generated successfully, if the data for transmission including the address bits (i.e. the internal SDA output level) and the level on the SDA0 line do not match (the high output as the internal SDA output; i.e. the SDA0 pin is in the high-impedance state) and the low is detected on the SDA0 line, the RIIC loses the arbitration.

After a master arbitration-lost is generated, the RIIC immediately enters slave receive mode. If a slave address (including the general call address) matches its own address at this time, the RIIC continues in slave operation.

A master arbitration-lost is detected when the following conditions are met while the ICFER.MALE bit is 1 (master arbitration-lost detection enabled).

Conditions for detecting master arbitration-lost

- Non-matching of the internal level for output on SDA and the level on the SDA0 line after a start condition was generated by setting the ICCR2.ST bit to 1 while the ICCR2.BBSY flag was set to 0 (erroneous generation of a start condition)
- Setting of the ICCR2.ST bit to 1 while the BBSY flag is set to 1 (start condition double-generation error)
- When the transmit data excluding acknowledgment bit (internal SDA output level) does not match the level on the SDA0 line in master transmit mode (bits MST and TRS in the ICCR2 register = 11b)




Figure 33.32 Examples of Master Arbitration-Lost Detection (MALE = 1)




Figure 33.33 Arbitration-Lost When a Start Condition is Generated (MALE = 1)

33.9.2 NACK Transmission Arbitration-Lost Detection Function (NALE Bit)

The RIIC has a function to cause arbitration to be lost if the internal SDA output level does not match the level on the SDA0 line (the high output as the internal SDA output; i.e. the SDA0 pin is in the high-impedance state) and the low is detected on the SDA0 line during transmission of NACK in receive mode. Arbitration is lost due to a conflict of NACK transmission and ACK transmission when two or more master devices receive data from the same slave device simultaneously in a multi-master system. Such conflict occurs when multiple master devices send/receive the same information through a single slave device. Figure 33.34 shows an example of NACK transmission arbitration-lost detection.




Figure 33.34 Example of NACK transmission arbitration-lost Detection (NALE = 1)

The following explains arbitration-lost detection using an example where two master devices (master A and master B) and a single slave device are connected through the bus. In this example, master A receives two bytes of data from the slave device, and master B receives four bytes of data from the slave device.

If master A and master B access the slave device simultaneously, because the slave address is identical, arbitration is not lost in both master A and master B during access to the slave device. Therefore, both master A and master B recognize that they have obtained the bus mastership and operate as such. Here, master A sends NACK when it has received second byte of data from the slave device. Meanwhile, master B sends ACK because it has not received necessary four bytes of data. At this time, the NACK transmission from master A and the ACK transmission from master B conflict. In general, if a conflict like this occurs, master A cannot detect ACK transmitted by master B and generates a stop condition. Therefore, the generation of the stop condition conflicts with the SCL output of master B, which disturbs communication.

When the RIIC receives ACK during transmission of NACK, it detects a defeat in conflict with other master devices and causes arbitration to be lost.

If a NACK transmission arbitration-lost occurs, the RIIC immediately cancels the slave address matched state and enters slave receive mode. This prevents a stop condition from being generated, preventing a communication failure on the bus. Also, in the ARP command processing of SMBus, it is possible to omit surplus processing (FFh transmission processing) after NACK transmission when the UDID (Unique Device Identifier) of “Assign Address” does not match and after the NACK transmission of the “Get UDID (General)” after the “Assign Address” is confirmed.

The RIIC detects NACK transmission arbitration-lost when the following condition is met with the ICFER.NALE bit set to 1 (NACK transmission arbitration-lost is enabled).

Condition for detecting NACK transmission arbitration-lost

- When the internal SDA output level does not match the SDA0 line (ACK is received) during transmission of NACK (ICMR3.ACKBT bit = 1)

33.9.3 Slave Arbitration-Lost Detection (SALE Bit)

The RIIC has a function to cause arbitration to be lost if the data for transmission (i.e. the internal SDA output level) and the level on the SDA0 line do not match (the high output as the internal SDA output; i.e. the SDA0 pin is in the high-impedance state and the low is detected on the SDA0 line in slave transmit mode). The slave arbitration-lost detection function is mainly used when transmitting a UDID (Unique Device Identifier) of SMBus.

When the slave arbitration-lost occurs, the RIIC is immediately released from the slave address matched state and enters slave receive mode. This function can detect a data conflict during UDID transmission of SMBus and omit surplus processing (FFh transmission processing) after the data conflict.

The RIIC detects slave arbitration-lost when the following condition is met with the ICFER.SALE bit set to 1 (slave arbitration-lost detection enabled).

Condition for detecting slave arbitration-lost

- When transmit data excluding acknowledgment bit (internal SDA output level) does not match the SDA0 line in slave transmit mode (bits MST and TRS in the ICCR2 register are 01b)




Figure 33.35 Example of Slave Arbitration-Lost Detection (SALE = 1)

33.10 Start Condition/Restart Condition/Stop Condition Generating Function

33.10.1 Generating a Start Condition

The RIIC generates a start condition when the ICCR2.ST bit is set to 1.

When the ST bit is set to 1, a start condition generation request is made and the RIIC generates a start condition when the ICCR2.BBSY flag is 0 (bus free state). When a start condition is generated normally, the RIIC automatically shifts to the master transmit mode.

A start condition is generated in the following sequence.

Start condition generation

- (1) Drive the SDA0 line low (high to low).
- (2) Secure the time set in the ICBRH register and the start condition hold time.
- (3) Drive the SCL0 line low (high to low).
- (4) Detect the low level on the SCL0 line and secure the low period of the signal on the SCL0 line set in the ICBRL register.

33.10.2 Generating a Restart Condition

The RIIC generates a restart condition when the ICCR2.RS bit is set to 1.

When the RS bit is set to 1, a restart condition generation request is made and the RIIC generates a restart condition when the ICCR2.BBSY flag is 1 (bus busy state) and the ICCR2.MST bit is 1 (master mode).

A restart condition is generated in the following sequence.

Restart condition generation

- (1) Release the SDA0 line.
- (2) Secure the low period of the signal on the SCL0 line set in the ICBRL register.
- (3) Release the SCL0 line (low to high).
- (4) Detect the high level on the SCL0 line and secure the time set in the ICBRL register and the restart condition setup time.
- (5) Drive the SDA0 line low (high to low).
- (6) Secure the time set in the ICBRH register and the restart condition hold time.
- (7) Drive the SCL0 line low (high to low).
- (8) Detect the low level on the SCL0 line and secure the low period of the signal on the SCL0 line set in the ICBRL register.




Figure 33.36 Start Condition/Restart Condition Generation Timing (ST and RS Bits)

33.10.3 Generating a Stop Condition

The RIIC generates a stop condition when the ICCR2.SP bit is set to 1.

When the SP bit is set to 1, a stop condition generation request is made and the RIIC generates a stop condition when the ICCR2.BBSY flag is 1 (bus busy state) and the ICCR2.MST bit is 1 (master mode).

A stop condition is generated in the following sequence.

Stop condition generation

- (1) Drive the SDA0 line low (high to low).
- (2) Secure the low period of the signal on the SCL0 line set in the ICBRL register.
- (3) Release the SCL0 line (low to high).
- (4) Detect the high level on the SCL0 line and secure the time set in the ICBRH register and the stop condition setup time.
- (5) Release the SDA0 line (low to high).
- (6) Secure the time set in the ICBRL register and the bus free time.
- (7) Set the BBSY flag to 0 (to release the bus mastership).




Figure 33.37 Stop Condition Generation Timing (SP Bit)

33.11 Bus Hanging

If the clock signals from the master and slave devices go out of synchronization due to noise or other factors, the I²C-bus might hang with a fixed level on the SCL0 line and/or SDA0 line.

As measures against the bus hanging, the RIIC has a timeout function to detect hanging by monitoring the SCL0 line, a function for the output of an additional SCL to release the bus from a hung state due to clock signals being out of synchronization, the RIIC reset function, and internal reset function.

By checking bits SCLO, SDAO, SCLI, and SDAI in the ICCR1 register, it is possible to see whether the RIIC or its partner in communications is placing the low level on the SCL0 or SDA0 lines.

33.11.1 Timeout Function

The RIIC includes a timeout function for detecting when the SCL0 line has been stuck longer than the predetermined time. The RIIC can detect an abnormal bus state by monitoring that the SCL0 line is stuck low or high for a predetermined time.

The timeout function monitors the SCL0 line state and counts the low period or high period using the internal counter. The timeout function resets the internal counter each time the SCL0 line changes (rising or falling), but continues to count unless the SCL0 line changes. If the internal counter overflows due to no SCL0 line change, the RIIC can detect the timeout and report the bus hung state.

This timeout function is enabled when the ICFER.TMOE bit is 1. It detects a hung state that the SCL0 line is stuck low or high during the following conditions:

- The bus is busy (ICCR2.BBSY flag is 1) in master mode (ICCR2.MST bit is 1).
- The RIIC's own slave address is detected (ICSR1 register is not 00h) and the bus is busy (ICCR2.BBSY flag is 1) in slave mode (ICCR2.MST bit is 0).
- The bus is free (ICCR2.BBSY flag is 0) while generation of a start condition is requested (ICCR2.ST bit is 1).

The internal counter of the timeout function works using the internal reference clock (IIC ϕ) set by the ICMR1.CKS[2:0] bits as a count source. It functions as a 16-bit counter when long mode is selected (ICMR2.TMOS bit is 0) or a 14-bit counter when short mode is selected (TMOS bit is 1).

The SCL0 line level (low/high or both levels) during which this counter is activated can be selected by the setting of bits TMOH and TMOL in the ICMR2 register. If both bits TMOL and TMOH are set to 0, the internal counter does not work.




Figure 33.38 Timeout Function

33.11.2 Additional SCL Output Function

In master mode, the RIIC module has a facility for the output of additional SCL to release the SDA0 line from being held low by the slave device due to the master being out of synchronization with the slave device.

This function is mainly used in master mode to release the SDA0 line from the state of being stuck low by including additional SCL output from the RIIC with single cycles of the SCL as the unit if the RIIC cannot generate a stop condition because the slave device is holding the SDA0 line low. Do not use this function in normal situations. Using it when communications are proceeding correctly will lead to malfunctions.

When the ICCR1.CLO bit is set to 1, an additional clock pulse at the frequency set by the ICMR1.CKS[2:0] bits and the ICBRH and ICBRL registers is output from the SCL0 pin. After output of this clock pulse, the CLO bit automatically becomes 0. The SCL0 pin is held low when the ICCR2.BBSY flag is 1 and held high when the BBSY flag is 0.

Consecutive additional clock pulses can be output by writing 1 to the CLO bit after confirming the CLO bit to be 0.

When the RIIC module is in master mode and the slave device is holding the SDA0 line low because synchronization with the slave device has been lost due to the effects of noise, etc., the output of a stop condition is not possible. The additional SCL output function can be used to output additional clock pulses one by one to make the slave device release the SDA0 line from being held low, thus recovering the bus from an unusable state. Release of the SDA0 line by the slave device can be monitored by reading the ICCR1.SDAI bit. After confirming release of the SDA0 line by the slave device, complete communications by regenerating a stop condition.

Use this function with the ICFER.MALE bit set to 0 (master arbitration-lost detection disabled).

Conditions for using the ICCR1.CLO bit

- When the bus is free (ICCR2.BBSY flag is 0) or in master mode (ICCR2.MST bit is 1 and ICCR2.BBSY flag is 1)
- When the communication device does not hold the SCL0 line low

Figure 33.39 shows the operation timing of the additional SCL output function (CLO bit).




Figure 33.39 Additional SCL Output Function (CLO Bit)

33.11.3 RIIC Reset and Internal Reset

The RIIC module incorporates a function for resetting itself. There are two types of reset. One is referred to as an RIIC reset; this initializes all registers including the ICCR2.BBSY flag. The other is referred to as an internal reset; this releases the RIIC from the slave-address matched state and initializes the internal counter while retaining other settings. After applying a reset, be sure to set the ICCR1.IICRST bit to 0.

Both types of reset are effective for release from bus-hung states because both restore the output state of the SCL0 and SDA0 pins to the high-impedance state.

Applying a reset during slave operation may lead to a loss of synchronization between the master device clock and the slave device clock, so avoided this where possible. Note that monitoring of the bus state, such as for the presence of a start condition, is not possible during an RIIC reset (bits ICE and IICRST in the ICCR1 register are 01b).

For a detailed description of the RIIC and internal resets, refer to section 33.14, Initialization of Registers and Functions When a Reset is Applied or a Condition is Detected.

33.12 SMBus Operation

The RIIC is available for data communication conforming to the SMBus (Version 2.0). To perform SMBus communication, set the ICMR3.SMBS bit to 1. To use the transfer rate within a range of 10 kbps to 100 kbps of the SMBus specification, set the ICMR1.CKS[2:0] bits, the ICBRH register, and the ICBRL register. In addition, determine the values of the ICMR2.DLCS bit and the ICMR2.SDDL[2:0] bits to meet the data hold time (300 ns (min.)). If the RIIC is used only as a slave device, the transfer rate setting is not necessary, whereas the ICBRL register needs to be set to a value longer than the data setup time (250 ns).

For the SMBus device default address (1100 001b), use one of the slave address registers L0 to L2 (registers SARL0, SARL1, and SARL2), and set the corresponding SARUy.FS bit (7-bit/10-bit address format select) (y = 0 to 2) to 0 (7-bit address format).

When transmitting the UDID (Unique Device Identifier), set the ICFER.SALE bit to 1 to enable the slave arbitration-lost detection function.

33.12.1 SMBus Timeout Measurement

(1) Measuring timeout of slave device

The following period (timeout interval: $T_{\text{LOW:SEXT}}$) must be measured for slave devices in SMBus communication.

- From start condition to stop condition

To measure timeout for slave devices, measure the period from start condition detection to stop condition detection with the MTU or TMR timer using a start condition detection interrupt (STI) and stop condition detection interrupt (SPI) of the RIIC. The measured timeout period must be within the cumulative clock low extend time (slave device) ($T_{\text{LOW:SEXT}}$: 25 ms (max.)) of the SMBus specification.

If the time measured with the MTU or TMR exceeds the detect clock low timeout (T_{TIMEOUT} : 25 ms (min.)) of the SMBus specification, the slave device must release the bus by writing 1 to the ICCR1.IICRST bit to apply an internal reset of the RIIC. When an internal reset is applied to the RIIC, it stops driving the SCL0 and SDA0 pins of the bus and makes the SCL0/SDA0 pin outputs high-impedance, thus releasing the bus.

(2) Measuring timeout of master device

The following periods (timeout interval: $T_{\text{LOW:MEXT}}$) must be measured for master devices in SMBus communication.

- From start condition to acknowledgment bit
- Between acknowledgment bits
- From acknowledgment bit to stop condition

To measure timeout for master devices, measure these periods with the MTU or TMR timer using a start condition detection interrupt (STI), stop condition detection interrupt (SPI), and transmission end interrupt (TEI) or receive data full interrupt (RXI) of the RIIC. The measured timeout period must be within the cumulative clock low extend time (master device) ($T_{\text{LOW:MEXT}}$: 10 ms (max.)) of the SMBus specification, and the total of all $T_{\text{LOW:MEXT}}$ from start condition to stop condition must be within $T_{\text{LOW:SEXT}}$: 25 ms (max.).

For the ACK receive timing (rising edge of the ninth SCL), monitor the ICSR2.TEND flag in master transmit mode (master transmitter) and the ICSR2.RDRF flag in master receive mode (master receiver). For this reason, perform bitwise transmit operation in master transmit mode, and hold the ICMR3.RDRFS bit 0 until the byte just before reception of the final byte in master receive mode. While the RDRFS bit is 0, the RDRF flag is set to 1 at the rising edge of the ninth SCL.

If the period measured with the MTU or TMR exceeds the cumulative clock low extend time (master device) ($T_{\text{LOW:MEXT}}$: 10 ms (max.)) of the SMBus specification or the total of measured periods exceeds the detect clock low timeout (T_{TIMEOUT} : 25 ms (min.)) of the SMBus specification, the master device must stop the transaction by generating a stop condition. In master transmit mode, immediately stop the transmit operation (writing data to the ICDRT register).




Figure 33.40 SMBus Timeout Measurement

33.12.2 Packet Error Code (PEC)

This MCU incorporates a CRC calculator. The CRC calculator enables transmission of a packet error code (PEC) or checking the received data of the SMBus in data communication of the RIIC. For the CRC generating polynomials of the CRC calculator, refer to section 36, CRC Calculator (CRCA).

The PEC data in master transmit mode can be generated by writing all transmit data to the CRC data input register (CRCDIR) in the CRC calculator.

The PEC data in master receive mode can be checked by writing all receive data to CRCDIR in the CRC calculator and comparing the obtained value in the CRC data output register (CRCDOR) with the received PEC data.

To send ACK or NACK according to the match or mismatch result when the final byte is received as a result of the PEC code check, set the ICMR3.RDRFS bit to 1 before the rising edge of the eighth SCL during reception of the final byte, and hold the SCL0 line low at the falling edge of the eighth clock pulse.

33.12.3 SMBus Host Notification Protocol (Notify ARP Master Command)

In communications over an SMBus, a slave device can temporarily act as a master device to notify the SMBus host (or ARP master) of its own slave address or to request its own slave address from the SMBus host.

For a product of this MCU to operate as an SMBus host (or ARP master), the host address (0001 000b) sent from the slave device must be detected as a slave address, so the RIIC has a function for detecting the host address. To detect the host address as a slave address, set the ICMR3.SMBS bit and the ICSEH.HOAE bit to 1. Operation after the host address has been detected is the same as normal slave operation.

33.13 Interrupt Sources

The RIIC generates four types of interrupt requests: communication error or communication event (arbitration-lost detection, NACK detection, timeout detection, start condition detection, and stop condition detection), receive data full, transmit data empty, and transmission end.

Table 33.6 lists details of the several interrupt requests. The receive data full and transmit data empty interrupt requests allow the DTC or DMAC to start data transfer.

Table 33.6 Interrupt Sources

Symbol	Interrupt Source	Interrupt Flag	Start DTC/DMA Transfer	Interrupt Generation Condition
EEI	Communication error/ communication event	AL	Not possible	AL = 1 and ALIE = 1
		NACKF		NACKF = 1 and NAKIE = 1
		TMOF		TMOF = 1 and TMOIE = 1
		START		START = 1 and STIE = 1
		STOP		STOP = 1 and SPIE = 1
RXI*2	Receive data full	RDRF	Possible	RDRF = 1 and RIE = 1
TXI*1	Transmit data empty	TDRE	Possible	TDRE = 1 and TIE = 1
TEI*3	Transmission end	TEND	Not possible	TEND = 1 and TEIE = 1

Note: There is a delay time between the execution of a write instruction for a peripheral module by the CPU and actual writing to the module. Thus, when an interrupt flag has been cleared or an interrupt request has been masked, read the relevant flag again to check whether clearing or masking has been completed, and then return from interrupt handling. Returning from interrupt handling without checking that writing to the module has been completed creates a possibility of repeated processing of the same interrupt.

Note 1. Because TXI is an edge-detected interrupt, it does not require clearing. Furthermore, the ICSR2.TDRE flag (a condition for TXI) is automatically set to 0 when data for transmission are written to the ICDRT register or a stop condition is detected (ICSR2.STOP flag is 1).

Note 2. Because RXI is an edge-detected interrupt, it does not require clearing. Furthermore, the ICSR2.RDRF flag (a condition for RXI) is automatically set to 0 when data are read from the ICDRR register.

Note 3. When using the TEI interrupt, clear the ICSR2.TEND flag in the TEI interrupt handling.

Note that the ICSR2.TEND flag is automatically set to 0 when data for transmission are written to the ICDRT register or a stop condition is detected (ICSR2.STOP flag is 1).

Clear the each flag or mask the interrupt request during interrupt handling.

33.13.1 Buffer Operation for TXI and RXI Interrupts

If the conditions for generating a TXI and RXI interrupt are satisfied while the corresponding ICU.IRn.IR flag is 1, the interrupt request is not output for the ICU but retained internally (the capacity for internal retention is one request per source).

An interrupt request that was being retained internally is output to the ICU when the value of the IR flag becomes 0.

Internally retained interrupt requests are automatically cleared under normal conditions of usage.

Internally retained interrupt requests can also be cleared by writing 0 to the corresponding interrupt enable bit in the ICIER register.

33.14 Initialization of Registers and Functions When a Reset is Applied or a Condition is Detected

The RIIC can be reset by MCU reset, RIIC reset, and internal reset functions. Table 33.7 lists the reset states of registers and functions when a reset is applied or a condition is detected.

Table 33.7 Reset States of Registers and Functions When a Reset is Applied or a Condition is Detected

		MCU Reset	RIIC Reset (ICE = 0, IICRST = 1)	Internal Reset (ICE = 1, IICRST = 1)	Start Condition/ Restart Condition Detection	Stop Condition Detection
ICCR1	SDAO, SCLO	To be reset	To be reset	To be reset	Retained	Retained
	IICRST, ICE		Retained	Retained		
	Others		To be reset			
ICCR2	ST, RS	To be reset	To be reset	To be reset	To be reset	Retained
	SP					To be reset
	TRS				See note 1	
	MST				See note 1	
	BBSY				Retained	
ICMR1	BC[2:0]	To be reset	To be reset	To be reset	To be reset	Retained
	Others			Retained	Retained	
ICMR2		To be reset	To be reset	Retained	Retained	Retained
ICMR3	ACKBT	To be reset	To be reset	Retained	Retained	To be reset
	Others					Retained
ICFER		To be reset	To be reset	Retained	Retained	Retained
ICSER		To be reset	To be reset	Retained	Retained	Retained
ICIER		To be reset	To be reset	Retained	Retained	Retained
ICSR1		To be reset	To be reset	To be reset	Retained	To be reset
ICSR2	START	To be reset	To be reset	To be reset	Becomes 1	To be reset
	STOP				Retained	Becomes 1
	TEND					To be reset
	TDRE				See note 1	
	Others				Retained	Retained
SARL0, SARL1, SARL2, SARU0, SARU1, SARU2		To be reset	To be reset	Retained	Retained	Retained
ICBRH, ICBL		To be reset	To be reset	Retained	Retained	Retained
ICDRT		To be reset	To be reset	Retained	Retained	Retained
ICDRR		To be reset	To be reset	Retained	Retained	Retained
ICDRS		To be reset	To be reset	To be reset	Retained	Retained
Timeout function		To be reset	To be reset	To be reset	Operation	Operation
Bus free time measurement		To be reset	To be reset	Operation	Operation	Operation

Note 1. This bit is not reset. This bit becomes 0 or 1 in accordance with the conditions.

33.15 Event Link Function (Output)

The RIIC0 handles event output for the event link controller (ELC) corresponding to the following sources.

- Communication error/communication event
- Receive data full
- Transmit data empty
- Transmission end

33.15.1 Interrupt Handling and Event Linking

The RIIC has four types of interrupts: communication error or communication event (arbitration-lost detection, NACK detection, timeout detection, start condition detection, or stop condition detection), receive data full, transmit data empty, and transmission end. Each of these has an enable bit to control enabling and disabling of the interrupt signal. An interrupt request signal is output for the ICU when an interrupt source condition is satisfied while the setting of the corresponding enable bit is enabled.

The corresponding event signals are sent to other modules via the ELC when the interrupt source conditions are satisfied, regardless of the settings of the interrupt enable bits.

For details on interrupt sources, see Table 33.6.

33.16 Usage Notes

33.16.1 Setting Module Stop Function

Module stop state can be entered or released using module stop control register B (MSTPCRB). The initial setting is for operation of the RIIC to be stopped. RIIC register access is enabled by releasing the module stop state.

For details on module stop control register B, refer to section 11, Low Power Consumption.

33.16.2 Notes on Starting Transfer

If the IR flag corresponding to the RIIC interrupt is 1 when transfer is started (ICCR1.ICE bit is 1), follow the procedure below to clear interrupts before enabling operations. Starting transfer with the IR flag set to 1 while the ICCR1.ICE bit is 1 leads to an interrupt request being internally retained after transfer starts, and this can lead to unanticipated behavior of the IR flag.

1. Confirm that the ICCR1.ICE bit is 0.
2. Set the relevant interrupt enable bits (ICIER.TIE, etc.) on the peripheral function side to 0.
3. Read the relevant interrupt enable bits (ICIER.TIE, etc.) on the peripheral function side and confirm that its value is 0.
4. Set the IR flag to 0.

34. CAN Module (CAN)

34.1 Overview

This MCU implements one channel of the CAN (Controller Area Network) module that complies with the ISO 11898-1 Standards. The CAN module transmits and receives both formats of messages, namely the standard identifier (11 bits) (identifier is hereafter referred to as ID) and extended ID (29 bits).

Table 34.1 lists the specifications of the CAN module, and Figure 34.1 shows a block diagram of the CAN module. Connect the CAN bus transceiver externally.

Table 34.1 Specifications of CAN Module

Item	Description
Protocol	<ul style="list-style-type: none"> ISO 11898-1 compliant (standard and extended frames)
Bit rate	<ul style="list-style-type: none"> Programmable bit rate up to 1 Mbps ($f_{CAN} \geq 8$ MHz) f_{CAN}: CAN clock source
Message box	<ul style="list-style-type: none"> 32 mailboxes: Two selectable mailbox modes Normal mailbox mode: 32 mailboxes can be configured for either transmission or reception. FIFO mailbox mode: 24 mailboxes can be configured for either transmission or reception. Of the other mailboxes, four FIFO stages can be configured for transmission and four FIFO stages for reception.
Reception	<ul style="list-style-type: none"> Data frame and remote frame can be received. Selectable receiving ID format (only standard ID, only extended ID, or both IDs) Programmable one-shot reception function Selectable from overwrite mode (message overwritten) and overrun mode (message discarded) The reception complete interrupt can be individually enabled or disabled for each mailbox.
Acceptance filter	<ul style="list-style-type: none"> Eight acceptance masks (one mask for every four mailboxes) The mask can be individually enabled or disabled for each mailbox.
Transmission	<ul style="list-style-type: none"> Data frame and remote frame can be transmitted. Selectable transmitting ID format (only standard ID, only extended ID, or both IDs) Programmable one-shot transmission function Selectable from ID priority mode and mailbox number priority mode Transmission request can be aborted (the completion of abort can be confirmed with a flag) The transmission complete interrupt can be individually enabled or disabled for each mailbox.
Mode transition for bus-off recovery	<ul style="list-style-type: none"> Mode transition for the recovery from the bus-off state can be selected: ISO 11898-1 Standards compliant Automatic entry to CAN halt mode at bus-off entry Automatic entry to CAN halt mode at bus-off end Entry to CAN halt mode by a program Transition into error-active state by a program
Error status monitoring	<ul style="list-style-type: none"> CAN bus errors (stuff error, form error, ACK error, CRC error, bit error, and ACK delimiter error) can be monitored. Transition to error states can be detected (error-warning, error-passive, bus-off entry, and bus-off recovery). The error counters can be read.
Time stamp function	<ul style="list-style-type: none"> Time stamp function using a 16-bit counter The reference clock can be selected from 1-, 2-, 4- and 8-bit time periods.
Interrupt function	<ul style="list-style-type: none"> Five types of interrupt sources (reception complete, transmission complete, receive FIFO, transmit FIFO, and error interrupts)
CAN sleep mode	<ul style="list-style-type: none"> Current consumption can be reduced by stopping the CAN clock.
Software support unit	<ul style="list-style-type: none"> Three software support units: Acceptance filter support Mailbox search support (receive mailbox search, transmit mailbox search, and message lost search) Channel search support
CAN clock source	Peripheral module clock (PCLKB) or CANMCLK
Test mode	<ul style="list-style-type: none"> Three test modes available for user evaluation Listen-only mode Self-test mode 0 (external loopback) Self-test mode 1 (internal loopback)
Power consumption reducing function	Module-stop state can be set.




Figure 34.1 Block Diagram of CAN Module

- CRX0 and CTX0
CAN input and output pins
- Protocol controller
Handles CAN protocol processing such as bus arbitration, bit timing at transmission and reception, stuffing, and error handling, etc.
- Message box
Consists of 32 mailboxes which can be configured as either transmit or receive mailboxes. Each mailbox has an individual ID, data length code, a data field (8 bytes), and a time stamp.
- Acceptance filter
Performs filtering of received messages. MKR0 to MKR7 are used for the filtering process.
- Timer
Used for the time stamp function. The timer value when a message is stored into the mailbox is written as the time stamp value.
- Interrupt generator:
Generates the following five types of interrupts:
 CAN0 reception complete interrupt
 CAN0 transmission complete interrupt
 CAN0 receive FIFO interrupt
 CAN0 transmit FIFO interrupt
 CAN0 error interrupt

Table 34.2 lists the CAN module pins.

The CAN functions should be selected for the pins multiplexed with other signals. For details, see section 20, I/O Ports.

Table 34.2 Pin Configuration

Pin Name	I/O	Function
CRX0	Input	Pin for receiving data
CTX0	Output	Pin for transmitting data

34.2 Register Descriptions

34.2.1 Control Register (CTRLR)

Address(es): CAN0.CTLR 0009 0840h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	RBOC	BOM[1:0]	SLPM	CANM[1:0]	TSPS[1:0]	TSRC	TPM	MLM	IDFM[1:0]	MBM				
Value after reset:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MBM	CAN Mailbox Mode Select*1	0: Normal mailbox mode 1: FIFO mailbox mode	R/W
b2, b1	IDFM[1:0]	ID Format Mode Select*1	b2 b1 0 0: Standard ID mode All mailboxes (including FIFO mailboxes) handle only standard IDs. 0 1: Extended ID mode All mailboxes (including FIFO mailboxes) handle only extended IDs. 1 0: Mixed ID mode All mailboxes (including FIFO mailboxes) handle both standard IDs and extended IDs. Standard IDs or extended IDs are specified by using the IDE bit in the corresponding mailbox in normal mailbox mode. In FIFO mailbox mode, the IDE bit in the corresponding mailbox is used for mailboxes [0] to [23], the IDE bits in FIDCR0 and FIDCR1 are used for the receive FIFO, and the IDE bit in mailbox [24] is used for the transmit FIFO. 1 1: Do not use this combination	R/W
b3	MLM	Message Lost Mode Select*2	0: Overwrite mode 1: Overrun mode	R/W
b4	TPM	Transmission Priority Mode Select*2	0: ID priority transmit mode 1: Mailbox number priority transmit mode	R/W
b5	TSRC	Time Stamp Counter Reset Command*4	0: Nothing occurred 1: Reset*3	R/W
b7, b6	TSPS[1:0]	Time Stamp Prescaler Select*1	b7 b6 0 0: Every bit time 0 1: Every 2-bit time 1 0: Every 4-bit time 1 1: Every 8-bit time	R/W
b9, b8	CANM[1:0]	CAN Operating Mode Select*5	b9 b8 0 0: CAN operation mode 0 1: CAN reset mode 1 0: CAN halt mode 1 1: CAN reset mode (forcible transition)	R/W
b10	SLPM	CAN Sleep Mode*5, *6	0: Other than CAN sleep mode 1: CAN sleep mode	R/W
b12, b11	BOM[1:0]	Bus-Off Recovery Mode*1	b12 b11 0 0: Normal mode (ISO 11898-1 compliant) 0 1: Entry to CAN halt mode automatically at bus-off entry 1 0: Entry to CAN halt mode automatically at bus-off end 1 1: Entry to CAN halt mode (during bus-off recovery period) by a program request	R/W
b13	RBOC	Forcible Return From Bus-Off*2	0: Nothing occurred 1: Forcible return from bus-off*3	R/W
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Write to the BOM[1:0], TSPS[1:0], TPM, MLM, IDFM[1:0], and MBM bits in CAN reset mode.

Note 2. Set the RBOC bit to 1 in the bus-off state.

Note 3. This bit is automatically set back to 0 after being set to 1. It should be read as 0.

Note 4. Set the TSRC bit to 1 in CAN operation mode.

Note 5. When the CANM[1:0] and SLPM bits are changed, check STR to ensure that the mode has been switched. Do not change the CANM[1:0] bits or SLPM bit until the mode has been switched.

Note 6. Write to the SLPM bit in CAN reset mode or CAN halt mode. When changing the SLPM bit, write 0 or 1 to only the SLPM bit.

MBM Bit (CAN Mailbox Mode Select)

When the MBM bit is 0 (normal mailbox mode), mailboxes [0] to [31] are configured as transmit or receive mailboxes. When the MBM bit is 1 (FIFO mailbox mode), mailboxes [0] to [23] are configured as transmit or receive mailboxes. Mailboxes [24] to [27] are configured as a transmit FIFO and mailboxes [28] to [31] as a receive FIFO.

Transmit data is written into mailbox [24] (mailbox [24] is a window mailbox for the transmit FIFO). Receive data is read from mailbox [28] (mailbox [28] is a window mailbox for the receive FIFO).

Table 34.3 lists the mailbox configuration.

IDFM[1:0] Bits (ID Format Mode Select)

The IDFM[1:0] bits specify the ID format.

MLM Bit (Message Lost Mode Select)

The MLM bit specifies the operation when a new message is captured in the unread mailbox. Overwrite mode or overrun mode can be selected. All mailboxes (including the receive FIFO) are set to either overwrite mode or overrun mode.

When the MLM bit is 0, all mailboxes are set to overwrite mode and the new message is overwriting the old message.

When the MLM bit is 1, all mailboxes are set to overrun mode and the new message is discarded.

TPM Bit (Transmission Priority Mode Select)

The TPM bit specifies the priority of modes when transmitting messages.

ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox number priority transmission.

When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Standards. In ID priority transmit mode, mailboxes [0] to [31] (in normal mailbox mode), and mailboxes [0] to [23] (in FIFO mailbox mode), and the transmit FIFO are compared for the IDs of mailboxes configured for transmission. If two or more mailbox IDs are the same, the mailbox with the smaller number has higher priority.

Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO is included in the transmission arbitration.

When the TPM bit is 1, mailbox number transmit mode is selected and the transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority than normal mailboxes (mailboxes [0] to [23]).

TSRC Bit (Time Stamp Counter Reset Command)

The TSRC bit is used to reset the time stamp counter. When the TSRC bit is set to 1, TSR is set to 0000h. This bit is automatically set to 0.

TSPS[1:0] Bits (Time Stamp Prescaler Select)

The TSPS[1:0] bits select the prescaler for the time stamp. The reference clock for the time stamp can be selected to be either 1-, 2-, 4- or 8-bit time periods.

CANM[1:0] Bits (CAN Operating Mode Select)

The CANM[1:0] bits select one of the following modes for the CAN module: CAN operation mode, CAN reset mode, or CAN halt mode. CAN sleep mode is set by the SLPM bit. For details, refer to section 34.3, Operating Mode.

When the CAN module enters CAN halt mode according to the setting of the BOM[1:0] bits, the CANM[1:0] bits are automatically set to 10b.

SLPM Bit (CAN Sleep Mode)

When the SLPM bit is set to 1, the CAN module enters CAN sleep mode. When the SLPM bit is set to 0, the CAN module exits CAN sleep mode. For details, refer to section 34.3, Operating Mode.

BOM[1:0] Bits (Bus-Off Recovery Mode)

The BOM[1:0] bits are used to select bus-off recovery mode for the CAN module.

When the BOM[1:0] bits are 00b, the recovery from bus-off is compliant with the ISO 11898-1 Standards, i.e. the CAN module reenters CAN communication (error-active state) after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request is generated when recovering from bus-off.

When the BOM[1:0] bits are 01b and the CAN module reaches the bus-off state, the CANM[1:0] bits in CTLR are set to 10b (CAN halt mode) to enter CAN halt mode. No bus-off recovery interrupt request is generated when recovering from bus-off, and TECR and RECR are set to 00h.

When the BOM[1:0] bits are 10b, the CANM[1:0] bits are set to 10b as soon as the CAN module reaches the bus-off state. The CAN module enters CAN halt mode after the recovery from the bus-off state, i.e. after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request is generated when recovering from bus-off, and TECR and RECR are set to 00h.

When the BOM[1:0] bits are 11b, the CAN module enters CAN halt mode by setting the CANM[1:0] bits to 10b while the CAN module is still in the bus-off state. No bus-off recovery interrupt request is generated when recovering from bus-off and TECR and RECR are set to 00h. However, if the CAN module recovers from bus-off after detecting 11 consecutive recessive bits 128 times before the CANM[1:0] bits are set to 10b, a bus-off recovery interrupt request is generated.

If the CPU requests an entry to CAN reset mode at the same time as the CAN module attempts to enter CAN halt mode (at bus-off entry when the BOM[1:0] bits are 01b, or at bus-off end when the BOM[1:0] bits are 10b), then the CPU request to enter CAN reset mode has higher priority.

RBOC Bit (Forcible Return From Bus-Off)

When the RBOC bit is set to 1 (force return from bus-off) in the bus-off state, the CAN module forcibly returns from the bus-off state. This bit is automatically set to 0. The error state changes from bus-off to error-active. When the RBOC bit is set to 1, RECR and TECR are set to 00h and the BOST bit in STR is set to 0 (the CAN module is not in bus-off state). The other registers remain unchanged even when the RBOC bit is set to 1. No bus-off recovery interrupt request is generated by this recovery from the bus-off state. Use the RBOC bit only when the BOM[1:0] bits are 00b (normal mode).

Table 34.3 Mailbox Configuration

Mailbox	MBM Bit = 0 (Normal Mailbox Mode)	MBM Bit = 1 (FIFO Mailbox Mode)
Mailboxes [0] to [23]	Normal mailbox	Normal mailbox
Mailboxes [24] to [27]		Transmit FIFO
Mailboxes [28] to [31]		Receive FIFO

Points 1 to 5 below should be considered when the CTLR.MBM bit is set to 1.

Note 1. Transmit FIFO is controlled by TFCR. MCTLj of mailboxes [24] to [27] is disabled. MCTL24 to MCTL27 cannot be used by the transmit FIFO.

Note 2. Receive FIFO is controlled by RFCR. MCTLj of mailboxes [28] to [31] is disabled. MCTL28 to MCTL31 cannot be used by the receive FIFO.


Note 3. Refer to MIER about the FIFO interrupts.

Note 4. The corresponding bits in MKIVLR for mailboxes [24] to [31] are disabled. Set 0 to these bits.

Note 5. Transmit/receive FIFOs can be used for both data frames and remote frames.

34.2.2 Bit Configuration Register (BCR)

Address(es): CAN0.BCR 0009 0844h



Bit	Symbol	Bit Name	Description	R/W																																																			
b0	CCLKS	CAN Clock Source Selection	0: PCLKB (generated by the PLL clock) 1: CANMCLK (generated by the main clock)	R/W																																																			
b7 to b1	—	Reserved	This bit is read as 0. The write value should be 0.	R/W																																																			
b10 to b8	TSEG2[2:0]	Time Segment 2 Control	<table style="font-size: small; border: none;"> <tr><td>b10</td><td>b8</td><td></td></tr> <tr><td>0</td><td>0</td><td>0: Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>1: 2 Tq</td></tr> <tr><td>0</td><td>1</td><td>0: 3 Tq</td></tr> <tr><td>0</td><td>1</td><td>1: 4 Tq</td></tr> <tr><td>1</td><td>0</td><td>0: 5 Tq</td></tr> <tr><td>1</td><td>0</td><td>1: 6 Tq</td></tr> <tr><td>1</td><td>1</td><td>0: 7 Tq</td></tr> <tr><td>1</td><td>1</td><td>1: 8 Tq</td></tr> </table>	b10	b8		0	0	0: Setting prohibited	0	0	1: 2 Tq	0	1	0: 3 Tq	0	1	1: 4 Tq	1	0	0: 5 Tq	1	0	1: 6 Tq	1	1	0: 7 Tq	1	1	1: 8 Tq	R/W																								
b10	b8																																																						
0	0	0: Setting prohibited																																																					
0	0	1: 2 Tq																																																					
0	1	0: 3 Tq																																																					
0	1	1: 4 Tq																																																					
1	0	0: 5 Tq																																																					
1	0	1: 6 Tq																																																					
1	1	0: 7 Tq																																																					
1	1	1: 8 Tq																																																					
b11	—	Reserved	This bit is read as 0. The write value should be 0.	R/W																																																			
b13, b12	SJW[1:0]	Resynchronization Jump Width Control	<table style="font-size: small; border: none;"> <tr><td>b13</td><td>b12</td><td></td></tr> <tr><td>0</td><td>0</td><td>1 Tq</td></tr> <tr><td>0</td><td>1</td><td>2 Tq</td></tr> <tr><td>1</td><td>0</td><td>3 Tq</td></tr> <tr><td>1</td><td>1</td><td>4 Tq</td></tr> </table>	b13	b12		0	0	1 Tq	0	1	2 Tq	1	0	3 Tq	1	1	4 Tq	R/W																																				
b13	b12																																																						
0	0	1 Tq																																																					
0	1	2 Tq																																																					
1	0	3 Tq																																																					
1	1	4 Tq																																																					
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W																																																			
b25 to b16	BRP[9:0]	Prescaler Division Ratio Select*1	These bits set the frequency of the CAN communication clock (fCANCLK).	R/W																																																			
b26	—	Reserved	This bit is read as 0. The write value should be 0.	R/W																																																			
b27	—	Reserved	This bit is read as 0. The write value should be 0.	R/W																																																			
b31 to b28	TSEG1[3:0]	Time Segment 1 Control	<table style="font-size: small; border: none;"> <tr><td>b31</td><td>b28</td><td></td></tr> <tr><td>0</td><td>0</td><td>0: Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>1: Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>1: 0: Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>1: 1: 4 Tq</td></tr> <tr><td>0</td><td>1</td><td>0: 5 Tq</td></tr> <tr><td>0</td><td>1</td><td>0: 1: 6 Tq</td></tr> <tr><td>0</td><td>1</td><td>1: 0: 7 Tq</td></tr> <tr><td>0</td><td>1</td><td>1: 1: 8 Tq</td></tr> <tr><td>1</td><td>0</td><td>0: 9 Tq</td></tr> <tr><td>1</td><td>0</td><td>0: 1: 10 Tq</td></tr> <tr><td>1</td><td>0</td><td>1: 0: 11 Tq</td></tr> <tr><td>1</td><td>0</td><td>1: 1: 12 Tq</td></tr> <tr><td>1</td><td>1</td><td>0: 0: 13 Tq</td></tr> <tr><td>1</td><td>1</td><td>0: 1: 14 Tq</td></tr> <tr><td>1</td><td>1</td><td>1: 0: 15 Tq</td></tr> <tr><td>1</td><td>1</td><td>1: 1: 16 Tq</td></tr> </table>	b31	b28		0	0	0: Setting prohibited	0	0	1: Setting prohibited	0	0	1: 0: Setting prohibited	0	0	1: 1: 4 Tq	0	1	0: 5 Tq	0	1	0: 1: 6 Tq	0	1	1: 0: 7 Tq	0	1	1: 1: 8 Tq	1	0	0: 9 Tq	1	0	0: 1: 10 Tq	1	0	1: 0: 11 Tq	1	0	1: 1: 12 Tq	1	1	0: 0: 13 Tq	1	1	0: 1: 14 Tq	1	1	1: 0: 15 Tq	1	1	1: 1: 16 Tq	R/W
b31	b28																																																						
0	0	0: Setting prohibited																																																					
0	0	1: Setting prohibited																																																					
0	0	1: 0: Setting prohibited																																																					
0	0	1: 1: 4 Tq																																																					
0	1	0: 5 Tq																																																					
0	1	0: 1: 6 Tq																																																					
0	1	1: 0: 7 Tq																																																					
0	1	1: 1: 8 Tq																																																					
1	0	0: 9 Tq																																																					
1	0	0: 1: 10 Tq																																																					
1	0	1: 0: 11 Tq																																																					
1	0	1: 1: 12 Tq																																																					
1	1	0: 0: 13 Tq																																																					
1	1	0: 1: 14 Tq																																																					
1	1	1: 0: 15 Tq																																																					
1	1	1: 1: 16 Tq																																																					

Tq: Time Quantum

Note 1. Do not select the value less than 1 while the SCKCR3.CKSEL[2:0] bits are 010b (selecting the main clock oscillator).

For bit timing setting, refer to section 34.4, CAN Communication Speed Setting.

Set BCR before entering CAN halt mode or CAN operation mode from CAN reset mode. After the setting is made once, this register can be written to in CAN reset mode or CAN halt mode.

BCR consists of 24 bits. A 32-bit read/write access should be performed carefully not to rewrite bits b0 to b7.

CCLKS Bit (CAN Clock Source Selection)

When the CCLKS bit is 0, the peripheral module clock (PCLKB) produced by the PLL frequency synthesizer is used as the CAN clock source (fCAN).

When the CCLKS bit is 1, CANMCLK produced externally by the EXTAL pins is used as the CAN clock source (fCAN).

TSEG2[2:0] Bits (Time Segment 2 Control)

The TSEG2[2:0] bits are used to specify the length of the phase buffer segment 2 (PHASE_SEG2) with a Tq value. A value from 2 to 8 Tq can be set. Set a value smaller than that of the TSEG1[3:0] bits.

SJW[1:0] Bits (Resynchronization Jump Width Control)

The SJW[1:0] bits are used to specify the resynchronization jump width with a Tq value. A value from 1 to 4 Tq can be set. Set a value smaller than or equal to that of the TSEG2[2:0] bits.

BRP[9:0] Bits (Prescaler Division Ratio Select)

The BRP[9:0] bits are used to set the frequency of the CAN communication clock (fCANCLK). The fCANCLK cycle is 1 Tq. If the setting is P (0 to 1023), the baud rate prescaler divides fCAN by P + 1.


TSEG1[3:0] Bits (Time Segment 1 Control)

The TSEG1[3:0] bits are used to specify the total length of the propagation time segment (PROP_SEG) and phase buffer segment 1 (PHASE_SEG1) with a time quantum (Tq) value.

A value from 4 to 16 Tq can be set.

34.2.3 Mask Register k (MKRk) (k = 0 to 7)

Address(es): CAN0.MKR0 0009 0400h, CAN0.MKR1 0009 0404h, CAN0.MKR2 0009 0408h, CAN0.MKR3 0009 040Ch, CAN0.MKR4 0009 0410h, CAN0.MKR5 0009 0414h, CAN0.MKR6 0009 0418h, CAN0.MKR7 0009 041Ch



Bit	Symbol	Bit Name	Description	R/W
b17 to b0	EID[17:0]	Extended ID	0: Corresponding EID[17:0] bit is not compared 1: Corresponding EID[17:0] bit is compared	R/W
b28 to b18	SID[10:0]	Standard ID	0: Corresponding SID[10:0] bit is not compared 1: Corresponding SID[10:0] bit is compared	R/W
b31 to b29	—	Reserved	The read value is undefined. The write value should be 0.	R/W

For the mask function in FIFO mailbox mode, refer to section 34.6, Acceptance Filtering and Masking Functions. Write to MKR0 to MKR7 in CAN reset mode or CAN halt mode.

EID[17:0] Bits (Extended ID)

The EID[17:0] bits are the filter mask bits for the CAN extended ID bits.

These bits are used to receive extended ID messages.

When the EID[17:0] bit is set to 0, the received ID is not compared with the mailbox ID for the corresponding EID[17:0] bit.

When the EID[17:0] bit is set to 1, the received ID is compared with the mailbox ID for the corresponding EID[17:0] bit.

SID[10:0] Bits (Standard ID)

The SID[10:0] bits are the filter mask bits corresponding to the CAN standard ID bits.


These bits are used to receive both standard ID and extended ID messages.

When the SID[10:0] bit is set to 0, the received ID is not compared with the mailbox ID for the corresponding SID[10:0] bit.

When the SID[10:0] bit is set to 1, the received ID is compared with the mailbox ID for the corresponding SID[10:0] bit.

34.2.4 FIFO Received ID Compare Registers 0 and 1 (FIDCR0 and FIDCR1)

Address(es): CAN0.FIDCR0 0009 0420h, CAN0.FIDCR1 0009 0424h



Bit	Symbol	Bit Name	Description	R/W
b17 to b0	EID[17:0]	Extended ID	0: Corresponding EID[17:0] bits are 0 1: Corresponding EID[17:0] bits are 1	R/W
b28 to b18	SID[10:0]	Standard ID	0: Corresponding SID[10:0] bits are 0 1: Corresponding SID[10:0] bits are 1	R/W
b29	—	Reserved	The read value is undefined. The write value should be 0.	R/W
b30	RTR	Remote Transmission Request	0: Data frame 1: Remote frame	R/W
b31	IDE	ID Extension*1	0: Standard ID 1: Extended ID	R/W

Note 1. When the IDFM[1:0] bits are not 10b, the IDE bit should be written with 0 and read as 0.

FIDCR0 and FIDCR1 are enabled when the MBM bit in CTLR is set to 1 (FIFO mailbox mode). Bits EID[17:0], SID[10:0], RTR, and IDE in MB28 to MB31 are disabled.

For the usage of FIDCR0 and FIDCR1, refer to section 34.6, Acceptance Filtering and Masking Functions. Write to FIDCR0 and FIDCR1 in CAN reset mode or CAN halt mode.

EID[17:0] Bits (Extended ID)

The EID[17:0] bits set the extended ID of data frames and remote frames. These bits are used to receive extended ID messages.

SID[10:0] Bits (Standard ID)

The SID[10:0] bits set the standard ID of data frames and remote frames. These bits are used to receive both standard ID and extended ID messages.

RTR Bit (Remote Transmission Request)

The RTR bit sets the specified frame format of data frames or remote frames.

- When both RTR bits in FIDCR0 and FIDCR1 are set to 0, only data frames can be received.
- When both RTR bits in FIDCR0 and FIDCR1 are set to 1, only remote frames can be received.
- When the RTR bits in FIDCR0 and FIDCR1 are set to 0 or 1 individually, both data frames and remote frames can be received.

IDE Bit (ID Extension)

The IDE bit sets the ID format to standard ID or extended ID. The IDE bit is enabled when the IDFM[1:0] bits in CTRLR are 10b (mixed ID mode).

- When both IDE bits in FIDCR0 and FIDCR1 are set to 0, only standard ID frames can be received.
- When both IDE bits in FIDCR0 and FIDCR1 are set to 1, only extended ID frames can be received.
- When the IDE bits in FIDCR0 and FIDCR1 are set to 0 or 1 individually, both standard ID and extended ID frames can be received.

34.2.5 Mask Invalid Register (MKIVLR)

Address(es): CAN0.MKIVLR 0009 0428h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	MB31	MB30	MB29	MB28	MB27	MB26	MB25	MB24	MB23	MB22	MB21	MB20	MB19	MB18	MB17	MB16
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MB15	MB14	MB13	MB12	MB11	MB10	MB9	MB8	MB7	MB6	MB5	MB4	MB3	MB2	MB1	MB0
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b31 to b0	MB31 to MB0	Mask Invalid	0: Mask valid 1: Mask invalid	R/W

Each bit in MKIVLR corresponds to a mailbox.

The correspondence between the bits and mailboxes is shown below.

Bit 0 in MKIVLR corresponds to mailbox 0 (MB0) and bit 31 corresponds to mailbox 31 (MB31).^{*1}

When a bit is set to 1, the relevant acceptance mask register becomes invalid for the corresponding mailbox. When a mask invalid bit is set to 1, a message is received by the corresponding mailbox only if the receive message ID matches the mailbox ID exactly.

Write to MKIVLR in CAN reset mode or CAN halt mode.

Note 1. Set bits 31 to 24 to 0 in FIFO mailbox mode.

34.2.6 Mailbox Register j (MBj) (j = 0 to 31)

Table 34.4 lists the CAN0 mailbox memory mapping, and Table 34.5 lists the CAN data frame configuration. The value after reset of the CAN0 mailbox is undefined.

Write to MBj only when the related MCTLj (j = 0 to 31) is 00h and the corresponding mailbox is not processing an abort request.

See Table 34.4 for detailed register addresses.

Table 34.4 CAN0 Mailbox Memory Mapping

Address	Message Content
CAN0	Memory Mapping
0009 0200h + 16 × j + 0	IDE, RTR, SID10 to SID6
0009 0200h + 16 × j + 1	SID5 to SID0, EID17, EID16
0009 0200h + 16 × j + 2	EID15 to EID8
0009 0200h + 16 × j + 3	EID7 to EID0
0009 0200h + 16 × j + 4	—
0009 0200h + 16 × j + 5	Data length code (DLC[3:0])
0009 0200h + 16 × j + 6	Data byte 0
0009 0200h + 16 × j + 7	Data byte 1
0009 0200h + 16 × j + 8	Data byte 2
0009 0200h + 16 × j + 9	Data byte 3
0009 0200h + 16 × j + 10	Data byte 4
0009 0200h + 16 × j + 11	Data byte 5
0009 0200h + 16 × j + 12	Data byte 6
0009 0200h + 16 × j + 13	Data byte 7
0009 0200h + 16 × j + 14	Time stamp upper byte
0009 0200h + 16 × j + 15	Time stamp lower byte


Note: When accessing to the content of the MBj register, access to an address of a multiple of 4 (the suffix of the address is 0h, 4h, 8h, or Ch) in 32-bit units and to an even address in 16-bit units.

Table 34.5 CAN Data Frame Configuration

SID10 to SID6	SID5 to SID0	EID17 to EID16	EID15 to EID8	EID7 to EID0	DLC3 to DLC1	DATA0	DATA1	...	DATA7
---------------	--------------	----------------	---------------	--------------	--------------	-------	-------	-----	-------


The previous value of each mailbox is retained unless a new message is received.

Address(es): CAN0.MB0 to CAN0.MB31 0009 0200h to 0009 03FFh




Bit	Symbol	Bit Name	Description	R/W
b17 to b0	EID[17:0]	Extended ID*1	0: Corresponding EID[17:0] bits are 0 1: Corresponding EID[17:0] bits are 1	R/W
b28 to b18	SID[10:0]	Standard ID	0: Corresponding SID[10:0] bits are 0 1: Corresponding SID[10:0] bits are 1	R/W
b29	—	Reserved	The read value is undefined. The write value should be 0.	R/W
b30	RTR	Remote Frame Request	0: Data frame 1: Remote frame	R/W
b31	IDE	ID Extension*2	0: Standard ID 1: Extended ID	R/W

- Note 1. If the mailbox has received a standard ID message, the EID bits in the mailbox are undefined.
 Note 2. The IDE bit is enabled when the IDFM[1:0] bits in CTLR are 10b (mixed ID mode). When the IDFM[1:0] bits are not 10b, it should be written with 0 and read as 0.



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	DLC[3:0]	Data Length Code*1	b3 b0 0 0 0 0: Data length = 0 byte 0 0 0 1: Data length = 1 byte 0 0 1 0: Data length = 2 bytes 0 0 1 1: Data length = 3 bytes 0 1 0 0: Data length = 4 bytes 0 1 0 1: Data length = 5 bytes 0 1 1 0: Data length = 6 bytes 0 1 1 1: Data length = 7 bytes 1 x x x: Data length = 8 bytes	R/W
b15 to b4	—	Reserved	The read value is undefined. The write value should be 0.	R/W

- x: Don't care
 Note 1. If the mailbox has received a message whose data length set by the DLC[3:0] bits is less than 8 bytes, the values of DATA larger than the data length set by the DLC[3:0] bits in the mailbox are undefined.




Value after reset: x x x x x x x x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	DATA0 to DATA7	Data Bytes 0 to 7*1, *2, *3	DATA0 to DATA7 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.	R/W

- Note 1. If the mailbox has received a message with n bytes less than 8 bytes, the values of DATAn to DATA7 in the mailbox are undefined.
- Note 2. If the mailbox has received a remote frame, the previous values of DATA0 to DATA7 in the mailbox are retained.
- Note 3. DATA0 to DATA3 or DATA4 to DATA7 cannot be accessed in 32-bit units at one time. The access must be divided into 3 times: DATA0 to DATA1, DATA2 to DATA5, and DATA6 to DATA7, or 4 times: DATA0 to DATA1, DATA2 to DATA3, DATA4 to DATA5, and DATA6 to DATA7.



Value after reset: x x x x x x x x x x x x x x x x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	TSL[7:0]	Time Stamp Lower Byte	Bits TSH[7:0] and TSL[7:0] store the counter value of the time stamp when received messages are stored in the mailbox.	R/W
b15 to b8	TSH[7:0]	Time Stamp Higher Byte		R/W

EID[17:0] Bits (Extended ID)

The EID[17:0] bits set the extended ID of data frames and remote frames. These bits are used to transmit or receive extended ID messages.

SID[10:0] Bits (Standard ID)

The SID[10:0] bits set the standard ID of data frames and remote frames. These bits are used to transmit or receive both standard ID and extended ID messages.

RTR Bit (Remote Frame Request)

The RTR bit sets the frame format of data frames or remote frames.

- Receive mailbox receives only frames with the format specified by the RTR bit.
- Transmit mailbox transmits according to the frame format specified by the RTR bit.
- Receive FIFO mailbox receives the data frame, remote frame, or both frames specified by the RTR bit in FIDCR0 and FIDCR1.
- Transmit FIFO mailbox transmits the data frame or remote frame specified by the RTR bit in the relevant transmit message.

IDE Bit (ID Extension)

The IDE bit sets the ID format of standard IDs or extended IDs. The IDE bit is enabled when the IDFM[1:0] bits in CTLR is 10b (mixed ID mode).

- Receive mailbox receives only the ID format specified by the IDE bit.
- Transmit mailbox transmits with the ID format specified by the IDE bit.
- Receive FIFO mailbox receives messages with the standard ID and extended ID specified by the IDE bit in FIDCR0 and FIDCR1.
- Transmit FIFO mailbox transmits messages with the standard ID or extended ID specified by the IDE bit in the relevant transmit message.

DLC[3:0] Bits (Data Length Code)

The DLC[3:0] bits specify the number of bytes of data to be transmitted in data frames. When a remote frame is used to request data, this field specifies the requested number of bytes of data.

When a data frame is received, the number of bytes received is stored in this field. When a remote frame is received, this field is used to store the number requested by the frame.

34.2.7 Mailbox Interrupt Enable Register (MIER)

Address(es): CAN0.MIER 0009 042Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	MB31	MB30	MB29	MB28	MB27	MB26	MB25	MB24	MB23	MB22	MB21	MB20	MB19	MB18	MB17	MB16
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MB15	MB14	MB13	MB12	MB11	MB10	MB9	MB8	MB7	MB6	MB5	MB4	MB3	MB2	MB1	MB0
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

• Normal mailbox mode

Bit	Symbol	Bit Name	Description	R/W
b31 to b0	MB31 to MB0	Interrupt Enable	0: Interrupt disabled 1: Interrupt enabled Bit 31 corresponds to mailbox 31 (MB31), and bit 0 corresponds to mailbox 0 (MB0).	R/W

• FIFO mailbox mode

Bit	Symbol	Bit Name	Description	R/W
b23 to b0	MB23 to MB0	Interrupt Enable	0: Interrupt disabled 1: Interrupt enabled Bit 23 corresponds to mailbox 23 (MB23), and bit 0 corresponds to mailbox 0 (MB0).	R/W
b24	MB24	Transmit FIFO Interrupt Enable	0: Interrupt disabled 1: Interrupt enabled	R/W
b25	MB25	Transmit FIFO Interrupt Generation Timing Control	0: Every time transmission is completed 1: When the transmit FIFO becomes empty due to completion of transmission	R/W
b27, b26	—	Reserved	The read value is undefined. The write value should be 0.	R/W
b28	MB28	Receive FIFO Interrupt Enable	0: Interrupt disabled 1: Interrupt enabled	R/W
b29	MB29	Receive FIFO Interrupt Generation Timing Control*1	0: Every time reception is completed 1: When the receive FIFO becomes buffer warning by completion of reception	R/W
b31, b30	—	Reserved	The read value is undefined. The write value should be 0.	R/W

Note 1. No interrupt request is generated when the receive FIFO becomes buffer warning from full. "Buffer warning" indicates a state in which the third message is stored in the receive FIFO.

MIER can individually enable interrupts for each mailbox.

In normal mailbox mode (all bits) and in FIFO mailbox mode (bits 24 to 0 in MIER), each bit corresponds to the mailbox with the related number. These bits enable or disable transmission/reception complete interrupts for the corresponding mailboxes.

- Bit 0 in MIER corresponds to mailbox 0 (MB0).
- Bit 31 in MIER corresponds to mailbox 31 (MB31).

In FIFO mailbox mode, bits 29, 28, 25, and 24 of MIER specify whether transmit/receive FIFO interrupts are enabled/disabled and the timing when interrupt requests are generated.

Write to MIER only when the related MCTLj (j = 0 to 31) is 00h and the corresponding mailbox is not processing a transmission or reception abort request. In FIFO mailbox mode, change the bits in MIER for the related FIFO only when the TFE bit in TFCR is 0 and the TFEST flag is 1, and the RFE bit in RFCR is 0 and the RFEST flag in RFCR is 1.

34.2.8 Message Control Register j (MCTLj) (j = 0 to 31)

Address(es): CAN0.MCTL0 to CAN0.MCTL31 0009 0820h to 0009 083Fh

- Transmit mode (when the TRMREQ bit is 1 and the RECREQ bit is 0)

b7	b6	b5	b4	b3	b2	b1	b0
TRMREQ	RECREQ	—	ONESHOT	—	TRMABT	TRMACTIVE	SENTDATA

Value after reset: 0 0 0 0 0 0 0 0

- Receive mode (when the TRMREQ bit is 0 and the RECREQ bit is 1)

b7	b6	b5	b4	b3	b2	b1	b0
TRMREQ	RECREQ	—	ONESHOT	—	MSGLOST	INVALIDATA	NEWDATA

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	SENTDATA	Transmission Complete Flag *1, *2	0: Transmission is not completed 1: Transmission is completed	R/W
	NEWDATA	Reception Complete Flag *1, *2	0: No data has been received or 0 is written to the NEWDATA flag 1: A new message is being stored or has been stored to the mailbox	R/W
b1	TRMACTIVE	Transmission-in-Progress Status Flag	(Transmit mailbox setting enabled) 0: Transmission is pending or transmission is not requested 1: From acceptance of transmission request to completion of transmission, or error/arbitration-lost	R
	INVALIDATA	Reception-in-Progress Status Flag	(Receive mailbox setting enabled) 0: Message valid 1: Message being updated	R
b2	TRMABT	Transmission Abort Complete Flag*1, *2	(Transmit mailbox setting enabled) 0: Transmission has started, transmission abort failed because transmission is completed, or transmission abort is not requested 1: Transmission abort is completed	R/W
	MSGLOST	Message Lost Flag*1, *2	(Receive mailbox setting enabled) 0: Message is not overwritten or overrun 1: Message is overwritten or overrun	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4	ONESHOT	One-Shot Enable*3	0: One-shot reception or one-shot transmission disabled 1: One-shot reception or one-shot transmission enabled	R/W
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	RECREQ	Receive Mailbox Request *2, *3, *4, *5	0: Not configured for reception 1: Configured for reception	R/W
b7	TRMREQ	Transmit Mailbox Request *2, *4	0: Not configured for transmission 1: Configured for transmission	R/W

Note 1. Write 0 only. Writing 1 has no effect.

Note 2. When writing 0 to bits NEWDATA, SENTDATA, MSGLOST, TRMABT, RECREQ, and TRMREQ by a program, do not use the logic operation instruction (AND). Write 0 to only the specified bit and write 1 to the other bits before using the transfer (MOV) instruction.

Note 3. To enter one-shot receive mode, write 1 to the ONESHOT bit at the same time as setting the RECREQ bit to 1.

To exit one-shot receive mode, write 0 to the ONESHOT bit after writing 0 to the RECREQ bit and confirming that it has been set to 0.

To enter one-shot transmit mode, write 1 to the ONESHOT bit at the same time as setting the TRMREQ bit to 1.

To exit one-shot transmit mode, write 0 to the ONESHOT bit after the message has been transmitted or aborted.

Note 4. Do not set both the RECREQ and TRMREQ bits to 1.

Note 5. When setting the RECREQ bit to 0, set bits MSGLOST, NEWDATA, and RECREQ to 0 simultaneously.

Write to the MCTLj in CAN operation mode or CAN halt mode.
Do not use MCTL24 to MCTL31 in FIFO mailbox mode.

SENTDATA Flag (Transmission Complete Flag)

The SENTDATA flag is set to 1 when data transmission from the corresponding mailbox is completed. The SENTDATA flag is set to 0 by writing 0 by a program.

To set the SENTDATA flag to 0, first set the TRMREQ bit to 0. Bits SENTDATA and TRMREQ cannot be set to 0 simultaneously. To transmit a new message from the corresponding mailbox, set the SENTDATA flag to 0.

NEWDATA Flag (Reception Complete Flag)

The NEWDATA flag is set to 1 when a new message is being stored or has been stored to the mailbox. The timing for setting this bit to 1 is simultaneous with the INVALIDDATA flag. The NEWDATA flag is set to 0 by writing 0 by a program. The NEWDATA flag cannot be set to 0 by writing 0 by a program while the related INVALIDDATA flag is 1.

TRMACTIVE Flag (Transmission-in-Progress Status Flag)

The TRMACTIVE flag is set to 1 when the corresponding mailbox of the CAN module begins transmitting a message. The TRMACTIVE flag is set to 0 when the CAN module has lost CAN bus arbitration, a CAN bus error occurs, or data transmission is completed.

INVALIDDATA Flag (Reception-in-Progress Status Flag)

After the completion of a message reception, the INVALIDDATA flag is set to 1 while the received message is being updated into the corresponding mailbox. The INVALIDDATA flag is set to 0 immediately after the message has been stored. If the mailbox is read while the INVALIDDATA flag is 1, the data is undefined.

TRMABT Flag (Transmission Abort Complete Flag)

The TRMABT flag is set to 1 in the following cases:

- Following a transmission abort request, when the transmission abort is completed before starting transmission.
- Following a transmission abort request, when the CAN module detects CAN bus arbitration-lost or a CAN bus error.
- In one-shot transmission mode (RECREQ bit = 0, TRMREQ bit = 1, and ONESHOT bit = 1), when the CAN module detects CAN bus arbitration-lost or a CAN bus error.

The TRMABT flag is not set to 1 when data transmission is completed. In this case, the SENTDATA flag is set to 1. The TRMABT flag is set to 0 by writing 0 by a program.

MSGLOST Flag (Message Lost Flag)

The MSGLOST flag is set to 1 when the mailbox is overwritten or overrun by a new received message while the NEWDATA flag is 1. The MSGLOST flag is set to 1 at the end of the 6th bit of EOF. The MSGLOST flag is set to 0 by writing 0 by a program.

In both overwrite and overrun modes, the MSGLOST flag cannot be set to 0 by writing 0 by a program during five peripheral module clock (PCLKB) cycles following the sixth bit of EOF.

ONESHOT Bit (One-Shot Enable)

The ONSHOT bit can be used in the following two ways, receive mode and transmit mode.

- One-shot receive mode
When the ONSHOT bit is set to 1 in receive mode (RECREQ bit = 1 and TRMREQ bit = 0), the mailbox receives a message only one time. (The mailbox does not behave as a receive mailbox after having received a message one time.) The behavior of flags NEWDATA and INVALIDDATA is the same as in normal receive mode. In one-shot receive mode, the MSGLOST flag is not set to 1. To set the ONSHOT bit to 0, first write 0 to the RECREQ bit and ensure that it has been set to 0.
- One-shot transmit mode
When the ONSHOT bit is set to 1 in transmit mode (RECREQ bit = 0 and TRMREQ bit = 1), the CAN module transmits a message only one time. (The CAN module does not transmit the message again if a CAN bus error or CAN bus arbitration-lost occurs.) When transmission is completed, the SENTDATA flag is set to 1. If transmission is not completed due to a CAN bus error or CAN bus arbitration-lost, the TRMABT flag is set to 1. Set the ONSHOT bit to 0 after the SENTDATA or TRMABT flag is set to 1.

RECREQ Bit (Receive Mailbox Request)

The RECREQ bit selects receive modes listed in Table 34.10.

When the RECREQ bit is set to 1, the corresponding mailbox is configured for reception of a data frame or a remote frame.

When the RECREQ bit is set to 0, the corresponding mailbox is not configured for reception of a data frame or a remote frame.

Due to hardware protection, the RECREQ bit cannot be set to 0 by writing 0 by a program during the following period.

- Hardware protection is started
From the acceptance filter processing (the beginning of CRC field)
 - Hardware protection is released
 - For the mailbox that is specified to receive the incoming message, after the received data is stored into the mailbox or a CAN bus error occurs (i.e. maximum period of hardware protection is from the beginning of CRC field to the end of the 7th bit of EOF)
 - For the other mailboxes, after the acceptance filter processing
 - If no mailbox is specified to receive the message, after the acceptance filter processing
- When setting the RECREQ bit to 1, do not set the TRMREQ bit to 1. To change the configuration of a mailbox from transmission to reception, first abort the transmission and then set flags SENTDATA and TRMABT to 0 before changing to reception.

TRMREQ Bit (Transmit Mailbox Request)

The TRMREQ bit selects transmit modes listed in Table 34.10.


When the TRMREQ bit is set to 1, the corresponding mailbox is configured for transmission of a data frame or a remote frame.

When the TRMREQ bit is set to 0, the corresponding mailbox is not configured for transmission of a data frame or a remote frame.

If the TRMREQ bit is changed from 1 to 0 to cancel the corresponding transmission request, either the TRMABT or SENTDATA flag is set to 1. When setting the TRMREQ bit to 1, do not set the RECREQ bit to 1. To change the configuration of a mailbox from reception to transmission, first abort the reception and then set flags NEWDATA and MSGLOST to 0 before changing to transmission.

34.2.9 Receive FIFO Control Register (RFCR)

Address(es): CAN0.RFCR 0009 0848h



Bit	Symbol	Bit Name	Description	R/W
b0	RFE	Receive FIFO Enable	0: Receive FIFO disabled 1: Receive FIFO enabled	R/W
b3 to b1	RFUST[2:0]	Receive FIFO Unread Message Number Status Flag	b3 b1 0 0 0: No unread message 0 0 1: 1 unread message 0 1 0: 2 unread messages 0 1 1: 3 unread messages 1 0 0: 4 unread messages 1 0 1: Reserved 1 1 0: Reserved 1 1 1: Reserved	R
b4	RFMLF	Receive FIFO Message Lost Flag	0: No receive FIFO message lost has occurred 1: Receive FIFO message lost has occurred	R/W
b5	RFFST	Receive FIFO Full Status Flag	0: Receive FIFO is not full 1: Receive FIFO is full (4 unread messages)	R
b6	RFWST	Receive FIFO Buffer Warning Status Flag	0: Receive FIFO is not buffer warning 1: Receive FIFO is buffer warning (3 unread messages)	R
b7	RFEST	Receive FIFO Empty Status Flag	0: Unread message in receive FIFO 1: No unread message in receive FIFO	R

Write to RFCR in CAN operation mode or CAN halt mode.

RFE Bit (Receive FIFO Enable)

When the RFE bit is set to 1, the receive FIFO is enabled.

When the RFE bit is set to 0, the receive FIFO is disabled for reception and becomes empty (RFEST flag = 1). Write 0 to the RFE bit simultaneously with setting the RFMLF flag.

Do not set this bit to 1 in normal mailbox mode (MBM bit in CTLR = 0). Due to hardware protection, the RFE bit is not set to 0 by writing 0 by a program during the following period.

- Hardware protection is started
 - From the acceptance filter processing (the beginning of CRC field)
- Hardware protection is released
 - If the receive FIFO is specified to receive the incoming message, after the received data is stored into the receive FIFO or a CAN bus error occurs (i.e. maximum period of hardware protection is from the beginning of CRC field to the end of 7th bit of EOF)
 - If the receive FIFO is not specified to receive the message, after the acceptance filter processing

RFUST[2:0] Flags (Receive FIFO Unread Message Number Status Flag)

The RFUST[2:0] flags indicate the number of unread messages in the receive FIFO.

The value of the RFUST[2:0] flags is initialized to 000b when the RFE bit is set to 0.

RFMLF Flag (Receive FIFO Message Lost Flag)

The RFMLF flag is set to 1 (receive FIFO message lost has occurred) when the receive FIFO receives a new message and the receive FIFO is full. The timing for setting this bit to 1 is at the end of the 6th bit of EOF.

The RFMLF flag is set to 0 by writing 0 by a program (writing 1 has no effect). In both overwrite and overrun modes, the RFMLF flag cannot be set to 0 (receive FIFO message lost has not occurred) by writing 0 by a program due to hardware protection during five peripheral module clock (PCLKB) cycles following the sixth bit of EOF, if the receive FIFO is full and determined to receive a message.

RFFST Flag (Receive FIFO Full Status Flag)

The RFFST flag is set to 1 (receive FIFO is full) when the number of unread messages in the receive FIFO is 4. The RFFST flag is 0 (receive FIFO is not full) when the number of unread messages in the receive FIFO is less than 4. The RFFST flag is set to 0 when the RFE bit is 0.

RFWST Flag (Receive FIFO Buffer Warning Status Flag)

The RFWST flag is set to 1 (receive FIFO is buffer warning) when the number of unread messages in the receive FIFO is 3. The RFWST flag is 0 (receive FIFO is not buffer warning) when the number of unread messages in the receive FIFO is less than 3 or equal to 4. The RFWST flag is set to 0 when the RFE bit is 0.

RFEST Flag (Receive FIFO Empty Status Flag)

The RFEST flag is set to 1 (no unread message in receive FIFO) when the number of unread messages in the receive FIFO is 0. The RFEST flag is set to 1 when the RFE bit is set to 0. The RFEST flag is set to 0 (unread message in receive FIFO) when the number of unread messages in the receive FIFO is one or more.

Figure 34.2 shows the receive FIFO mailbox operation.





Figure 34.2 Receive FIFO Mailbox Operation (Bits 29 and 28 in MIER = 01b or 11b)

34.2.10 Receive FIFO Pointer Control Register (RFPCR)

Address(es): CAN0.RFPCR 0009 0849h



Bit	Description	R/W
b7 to b0	The CPU-side pointer for the receive FIFO is incremented by writing FFh to RFPCR.	W


When the receive FIFO is not empty, write FFh to RFPCR by a program to increment the CPU-side pointer for the receive FIFO to the next mailbox location.

Do not write to RFPCR when the RFE bit in RFCR is 0 (receive FIFO disabled).

Both the CAN-side pointer and the CPU-side pointer are incremented when a new message is received and the RFFST flag is 1 (receive FIFO is full) in overwrite mode. When the RFMLF flag is 1 in this condition, the CPU-side pointer cannot be incremented by writing to RFPCR by a program.

34.2.11 Transmit FIFO Control Register (TFCR)

Address(es): CAN0.TFCR 0009 084Ah



Bit	Symbol	Bit Name	Description	R/W																								
b0	TFE	Transmit FIFO Enable	0: Transmit FIFO disabled 1: Transmit FIFO enabled	R/W																								
b3 to b1	TFUST[2:0]	Transmit FIFO Unsent Message Number Status Flag	<table style="border: none; margin-left: 20px;"> <tr> <td style="border: none;">b3</td> <td style="border: none;">b1</td> <td style="border: none;">0 0 0: No unsent message</td> </tr> <tr> <td style="border: none;">0 0</td> <td style="border: none;">1</td> <td style="border: none;">1: 1 unsent message</td> </tr> <tr> <td style="border: none;">0 1</td> <td style="border: none;">0</td> <td style="border: none;">2: 2 unsent messages</td> </tr> <tr> <td style="border: none;">0 1</td> <td style="border: none;">1</td> <td style="border: none;">3: 3 unsent messages</td> </tr> <tr> <td style="border: none;">1 0</td> <td style="border: none;">0</td> <td style="border: none;">4: 4 unsent messages</td> </tr> <tr> <td style="border: none;">1 0</td> <td style="border: none;">1</td> <td style="border: none;">Reserved</td> </tr> <tr> <td style="border: none;">1 1</td> <td style="border: none;">0</td> <td style="border: none;">Reserved</td> </tr> <tr> <td style="border: none;">1 1</td> <td style="border: none;">1</td> <td style="border: none;">Reserved</td> </tr> </table>	b3	b1	0 0 0: No unsent message	0 0	1	1: 1 unsent message	0 1	0	2: 2 unsent messages	0 1	1	3: 3 unsent messages	1 0	0	4: 4 unsent messages	1 0	1	Reserved	1 1	0	Reserved	1 1	1	Reserved	R
b3	b1	0 0 0: No unsent message																										
0 0	1	1: 1 unsent message																										
0 1	0	2: 2 unsent messages																										
0 1	1	3: 3 unsent messages																										
1 0	0	4: 4 unsent messages																										
1 0	1	Reserved																										
1 1	0	Reserved																										
1 1	1	Reserved																										
b5, b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W																								
b6	TFFST	Transmit FIFO Full Status Flag	0: Transmit FIFO is not full 1: Transmit FIFO is full (4 unsent messages)	R																								
b7	TFEST	Transmit FIFO Empty Status Flag	0: Unsent message in transmit FIFO 1: No unsent message in transmit FIFO	R																								

Write to TFCR in CAN operation mode or CAN halt mode.

TFE Bit (Transmit FIFO Enable)

When the TFE bit is set to 1, the transmit FIFO is enabled.

When the TFE bit is set to 0, the transmit FIFO becomes empty (TFEST flag = 1) and then unsend messages from the transmit FIFO are lost as described below:

- Immediately if a message from the transmit FIFO is not scheduled for the next transmission or during transmission
- Following the completion of transmission, a CAN bus error, CAN bus arbitration-lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission

Before setting the TFE bit to 1 again, ensure that the TFEST flag has been set to 1. After setting the TFE bit to 1, write transmit data into MB24.

Do not set the TFE bit to 1 in normal mailbox mode (MBM bit in CTRLR = 0).

TFUST[2:0] Flags (Transmit FIFO Unsent Message Number Status Flag)

The TFUST[2:0] flags indicate the number of unsend messages in the transmit FIFO.

The TFUST[2:0] flags are set to 000b after TFE bit is cleared to 0 and transmission is aborted or completed.

TFFST Flag (Transmit FIFO Full Status Flag)

The TFFST flag is set to 1 (transmit FIFO is full) when the number of unsend messages in the transmit FIFO is 4. The

TFFST flag is set to 0 (transmit FIFO is not full) when the number of unsend messages in the transmit FIFO is less than 4.

The TFFST flag is set to 0 when transmission from the transmit FIFO has been aborted.

TFEST Flag (Transmit FIFO Empty Status Flag)

The TFEST flag is set to 1 (no message in transmit FIFO) when the number of unsend messages in the transmit FIFO is 0.

The TFEST flag is set to 1 when transmission from the transmit FIFO has been aborted. The TFEST flag is set to 0 (message in transmit FIFO) when the number of unsend messages in the transmit FIFO is not 0.

Figure 34.3 shows the transmit FIFO mailbox operation.





Figure 34.3 Transmit FIFO Mailbox Operation (Bits 25 and 24 in MIER = 01b or 11b)

34.2.12 Transmit FIFO Pointer Control Register (TFPCR)

Address(es): CAN0.TFPCR 0009 084Bh



Value after reset: x x x x x x x x

x: Undefined

Bit	Description	R/W
b7 to b0	The CPU-side pointer for the transmit FIFO is incremented by writing FFh to TFPCR.	W

When the transmit FIFO is not full, write FFh to TFPCR by a program to increment the CPU-side pointer for the transmit FIFO to the next mailbox location.

Do not write to TFPCR when the TFE bit in TFCR is 0 (transmit FIFO disabled).

34.2.13 Status Register (STR)

Address(es): CAN0.STR 0009 0842h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	RECST	TRMST	BOST	EPST	SLPST	HLTST	RSTST	EST	TABST	FMLST	NMLST	TFST	RFST	SDST	NDST
Value after reset:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	NDST	NEWDATA Status Flag	0: No mailbox with NEWDATA flag = 1 1: Mailbox(es) with NEWDATA flag = 1	R
b1	SDST	SENTDATA Status Flag	0: No mailbox with SENTDATA flag = 1 1: Mailbox(es) with SENTDATA flag = 1	R
b2	RFST	Receive FIFO Status Flag	0: No message in receive FIFO (empty) 1: Message in receive FIFO	R
b3	TFST	Transmit FIFO Status Flag	0: Transmit FIFO is full 1: Transmit FIFO is not full	R
b4	NMLST	Normal Mailbox Message Lost Status Flag	0: No mailbox with MSGLOST flag = 1 1: Mailbox(es) with MSGLOST flag = 1	R
b5	FMLST	FIFO Mailbox Message Lost Status Flag	0: RFMLF flag = 0 1: RFMLF flag = 1	R
b6	TABST	Transmission Abort Status Flag	0: No mailbox with TRMABT flag = 1 1: Mailbox(es) with TRMABT flag = 1	R
b7	EST	Error Status Flag	0: No error occurred 1: Error occurred	R
b8	RSTST	CAN Reset Status Flag	0: Not in CAN reset mode 1: In CAN reset mode	R
b9	HLTST	CAN Halt Status Flag	0: Not in CAN halt mode 1: In CAN halt mode	R
b10	SLPST	CAN Sleep Status Flag	0: Not in CAN sleep mode 1: In CAN sleep mode	R
b11	EPST	Error-Passive Status Flag	0: Not in error-passive state 1: In error-passive state	R
b12	BOST	Bus-Off Status Flag	0: Not in bus-off state 1: In bus-off state	R
b13	TRMST	Transmit Status Flag (transmitter)	0: Bus idle or reception in progress 1: Transmission in progress or in bus-off state	R
b14	RECST	Receive Status Flag (receiver)	0: Bus idle or transmission in progress 1: Reception in progress	R
b15	—	Reserved	The read value is 0.	R

NDST Flag (NEWDATA Status Flag)

The NDST flag is set to 1 when at least one NEWDATA flag in MCTLj (j = 0 to 31) is 1 regardless of the value of MIER. The NDST flag is set to 0 when all NEWDATA flags are 0.

SDST Flag (SENTDATA Status Flag)

The SDST flag is set to 1 when at least one SENTDATA flag in MCTLj (j = 0 to 31) is 1 regardless of the value of MIER. The SDST flag is set to 0 when all SENTDATA flags are 0.

RFST Flag (Receive FIFO Status Flag)

The RFST flag is set to 1 when the receive FIFO is not empty. The RFST flag is set to 0 when the receive FIFO is empty or normal mailbox mode is selected.

TFST Flag (Transmit FIFO Status Flag)

The TFST flag is set to 1 when the transmit FIFO is not full. The TFST flag is set to 0 when the transmit FIFO is full or normal mailbox mode is selected.

NMLST Flag (Normal Mailbox Message Lost Status Flag)

The NMLST flag is set to 1 when at least one MSGLOST flag in MCTLj (j = 0 to 31) is 1 regardless of the value of MIER. The NMLST flag is set to 0 when all MSGLOST flags are 0.

FMLST Flag (FIFO Mailbox Message Lost Status Flag)

The FMLST flag is set to 1 when the RFMLF flag in RFCR is 1 regardless of the value of MIER. The FMLST flag is set to 0 when the RFMLF flag is 0.

TABST Flag (Transmission Abort Status Flag)

The TABST flag is set to 1 when at least one TRMABT flag in MCTLj (j = 0 to 31) is 1 regardless of the value of MIER. The TABST flag is set to 0 when all TRMABT flags are 0.

EST Flag (Error Status Flag)

The EST flag is set to 1 when at least one error is detected by EIFR regardless of the value of EIER. The EST flag is set to 0 when no error is detected by EIFR.

RSTST Flag (CAN Reset Status Flag)

The RSTST flag is set to 1 when the CAN module is in CAN reset mode. The RSTST flag is 0 when the CAN module is not in CAN reset mode. Even when the state is changed from CAN reset mode to CAN sleep mode, the RSTST flag remains 1.

HLTST Flag (CAN Halt Status Flag)

The HLTST flag is set to 1 when the CAN module is in CAN halt mode. The HLTST flag is set to 0 when the CAN module is not in CAN halt mode. Even when the state is changed from CAN halt mode to CAN sleep mode, the HLTST flag remains 1.

SLPST Flag (CAN Sleep Status Flag)

The SLPST flag is set to 1 when the CAN module is in CAN sleep mode. The SLPST flag is set to 0 when the CAN module is not in CAN sleep mode.

EPST Flag (Error-Passive Status Flag)

The EPST flag is set to 1 when the value of TECR or RECR exceeds 127 and the CAN module is in the error-passive state ($128 \leq \text{TEC} < 256$ or $128 \leq \text{REC} < 256$). The EPST flag is set to 0 when the CAN module is not in the error-passive state.

BOST Flag (Bus-Off Status Flag)

The BOST flag is set to 1 when the value of TECR exceeds 255 and the CAN module is in the bus-off state ($\text{TEC} \geq 256$). The BOST flag is set to 0 when the CAN module is not in the bus-off state.

TRMST Flag (Transmit Status Flag (transmitter))


The TRMST flag is set to 1 when the CAN module performs as a transmitter node or is in the bus-off state. The TRMST flag is set to 0 when the CAN module performs as a receiver node or is in the bus-idle state.

RECST Flag (Receive Status Flag (receiver))

The RECST flag is set to 1 when the CAN module performs as a receiver node. The RECST flag is set to 0 when the CAN module performs as a transmitter node or is in the bus-idle state.

34.2.14 Mailbox Search Mode Register (MSMR)

Address(es): CAN0.MSMR 0009 0853h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	MBSM[1:0]	Mailbox Search Mode Select	b1 b0 0 0: Receive mailbox search mode 0 1: Transmit mailbox search mode 1 0: Message lost search mode 1 1: Channel search mode	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Write to MSMR in CAN operation mode or CAN halt mode.

MBSM[1:0] Bits (Mailbox Search Mode Select)

The MBSM[1:0] bits select the search mode for the mailbox search function.

When the MBSM[1:0] bits are 00b, receive mailbox search mode is selected. In this mode, the search targets are the NEWDATA flag in MCTLj (j = 0 to 31) for the normal mailbox and the RFEST flag in RFCR.


When the MBSM[1:0] bits are 01b, transmit mailbox search mode is selected. In this mode, the search target is the SENTDATA flag in MCTLj.

When the MBSM[1:0] bits are 10b, message lost search mode is selected. In this mode, the search targets are the MSGLOST flag in MCTLj for the normal mailbox and the RFMLF flag in RFCR.

When the MBSM[1:0] bits are 11b, channel search mode is selected. In this mode, the search target is CSSR. Refer to section 34.2.16, Channel Search Support Register (CSSR).

34.2.15 Mailbox Search Status Register (MSSR)

Address(es): CAN0.MSSR 0009 0852h



Bit	Symbol	Bit Name	Description	R/W
b4 to b0	MBNST[4:0]	Search Result Mailbox Number Status Flag	These bits output the smallest mailbox number that is searched in each mode of MSMR.	R
b6, b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	SEST	Search Result Status Flag	0: Search result found 1: No search result	R

MBNST[4:0] Flags (Search Result Mailbox Number Status Flag)

The MBNST[4:0] flags output the smallest mailbox number that is searched in each mode of MSMR. In receive mailbox search mode, transmit mailbox search mode, and message lost search mode, the value of the mailbox i.e., the search result to be output, is updated as described below:

- When the NEWDATA, SENTDATA or MSGLOST flag for the output mailbox is set to 0
- When the NEWDATA, SENTDATA or MSGLOST flag for a higher-priority mailbox is set to 1

If the MBSM[1:0] bits are set to 00b (receive mailbox search mode) or 10b (message lost search mode), the receive FIFO (mailbox [28]) is output when the receive FIFO is not empty and there are no unread received messages or no lost messages in any of the normal mailboxes (mailboxes [0] to [23]). If the MBSM[1:0] bits are set to 01b (transmit mailbox search mode), the transmit FIFO (mailbox [24]) is not output. Table 34.6 lists the behavior of the MBNST[4:0] flags in FIFO mailbox mode.

In channel search mode, the MBNST[4:0] flags output the corresponding channel number. After MSSR is read by a program, the next target channel number is output.

SEST Flag (Search Result Status Flag)


The SEST flag is set to 1 (no search result) when no corresponding mailbox is found after searching all mailboxes. For example, in transmit mailbox search mode, the SEST flag is set to 1 when no SENTDATA flag for mailboxes is 1. The SEST flag is set to 0 when at least one SENTDATA flag is 1. When the SEST flag is 1, the value of the MBNST[4:0] flags is undefined.

Table 34.6 Behavior of MBNST[4:0] Flags in FIFO Mailbox Mode

MBSM[1:0] Bits	Mailbox [24] (Transmit FIFO)	Mailbox [28] (Receive FIFO)
00b	Mailbox [24] is not output.	Mailbox [28] is output when no MCTLj.NEWDATA flag for the normal mailboxes is set to 1 (new message is being stored or has been stored to the mailbox) and the receive FIFO is not empty.
01b		Mailbox [28] is not output.
10b		Mailbox [28] is output when no MCTLj.MSGLOST flag for the normal mailboxes is set to 1 (message is overwritten or overrun) and the RFCR.RFMLF bit is set to 1 (receive FIFO message lost has occurred) in the receive FIFO.
11b		Mailbox [28] is not output.

34.2.16 Channel Search Support Register (CSSR)

Address(es): CAN0.CSSR 0009 0851h



Bit	Description	R/W
b7 to b0	When the value for the channel search is input, the channel number is output to MSSR.	R/W

The bits in CSSR, which are set to 1, are encoded by an 8/3 encoder (the LSB position has the higher priority) and output to the MBNST[4:0] flags in MSSR.

MSSR outputs the updated value whenever MSSR is read by a program.

Write to CSSR only when the MSMR.MBSM[1:0] bits are 11b (channel search mode). Write to CSSR in CAN operation mode or CAN halt mode.

Figure 34.4 shows the write and read of CSSR and MSSR.





Figure 34.4 Write and Read of CSSR and MSSR

The value of CSSR is also updated whenever MSSR is read. When read, the value prior to conversion by the 8/3 encoder can be read.

34.2.17 Acceptance Filter Support Register (AFSR)

Address(es): CAN0.AFSR 0009 0856h



Bit	Description	R/W
b15 to b0	After the standard ID of a received message is written, the value converted for data table search can be read.	R/W

Note: Write to AFSR in CAN operation mode or CAN halt mode.

The acceptance filter support unit (ASU) can be used for data table (8 bits × 256) search. In the data table, all standard IDs created by the user are set to be valid/invalid in bit units. When AFSR is written with data in 16-bit units including the SID[10:0] bit in MBj (j = 0 to 31), in which a received standard ID is stored, a decoded row (byte offset) position and column (bit) position for data table search can be read. The ASU can be used for standard (11-bit) IDs only.

The ASU is enabled in the following cases:

- When the ID to receive cannot be masked by the acceptance filter
(Example) IDs to receive: 078h, 087h, and 111h
- When there are too many IDs to receive and software filtering time is expected to be shortened
It should be noted that AFSR cannot be set in CAN reset mode.

Figure 34.5 shows the write and read of AFSR.




Figure 34.5 Write and Read of AFSR

34.2.18 Error Interrupt Enable Register (EIER)

Address(es): CAN0.EIER 0009 084Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	BLIE	OLIE	ORIE	BORIE	BOEIE	EPIE	EWIE	BEIE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BEIE	Bus Error Interrupt Enable	0: Bus error interrupt disabled 1: Bus error interrupt enabled	R/W
b1	EWIE	Error-Warning Interrupt Enable	0: Error-warning interrupt disabled 1: Error-warning interrupt enabled	R/W
b2	EPIE	Error-Passive Interrupt Enable	0: Error-passive interrupt disabled 1: Error-passive interrupt enabled	R/W
b3	BOEIE	Bus-Off Entry Interrupt Enable	0: Bus-off entry interrupt disabled 1: Bus-off entry interrupt enabled	R/W
b4	BORIE	Bus-Off Recovery Interrupt Enable	0: Bus-off recovery interrupt disabled 1: Bus-off recovery interrupt enabled	R/W
b5	ORIE	Overrun Interrupt Enable	0: Receive overrun interrupt disabled 1: Receive overrun interrupt enabled	R/W
b6	OLIE	Overload Frame Transmit Interrupt Enable	0: Overload frame transmit interrupt disabled 1: Overload frame transmit interrupt enabled	R/W
b7	BLIE	Bus Lock Interrupt Enable	0: Bus lock interrupt disabled 1: Bus lock interrupt enabled	R/W

EIER is used to enable or disable the error interrupt individually for each error interrupt source in EIFR. Write to EIER in CAN reset mode.

BEIE Bit (Bus Error Interrupt Enable)

When the BEIE bit is 0, no error interrupt request is generated even if the BEIF flag in EIFR is set to 1. When the BEIE bit is 1, an error interrupt request is generated if the BEIF flag is set to 1.

EWIE Bit (Error-Warning Interrupt Enable)

When the EWIE bit is 0, no error interrupt request is generated even if the EWIF flag in EIFR is set to 1. When the EWIE bit is 1, an error interrupt request is generated if the EWIF flag is set to 1.

EPIE Bit (Error-Passive Interrupt Enable)

When the EPIE bit is 0, no error interrupt request is generated even if the EPIF flag in EIFR is set to 1. When the EPIE bit is 1, an error interrupt request is generated if the EPIF flag is set to 1.

BOEIE Bit (Bus-Off Entry Interrupt Enable)

When the BOEIE bit is 0, no error interrupt request is generated even if the BOEIF flag in EIFR is set to 1. When the BOEIE bit is 1, an error interrupt request is generated if the BOEIF flag is set to 1.

BORIE Bit (Bus-Off Recovery Interrupt Enable)

When the BORIE bit is 0, an error interrupt request is not generated even if the BORIF flag in EIFR is set to 1. When the BORIE bit is set to 1, an error interrupt request is generated if the BORIF flag is set to 1.

ORIE Bit (Overrun Interrupt Enable)

When the ORIE bit is 0, an error interrupt request is not generated even if the ORIF flag in EIFR is set to 1. When the ORIE bit is 1, an error interrupt request is generated if the ORIF flag is set to 1.

OLIE Bit (Overload Frame Transmit Interrupt Enable)

When the OLIE bit is 0, no error interrupt request is generated even if the OLIF flag in EIFR is set to 1. When the OLIE bit is 1, an error interrupt request is generated if the OLIF flag is set to 1.

BLIE Bit (Bus Lock Interrupt Enable)

When the BLIE bit is 0, no error interrupt request is generated even if the BLIF flag in EIFR is set to 1. When the BLIE bit is 1, an error interrupt request is generated if the BLIF flag is set to 1.

34.2.19 Error Interrupt Factor Judge Register (EIFR)

Address(es): CAN0.EIFR 0009 084Dh

	b7	b6	b5	b4	b3	b2	b1	b0
	BLIF	OLIF	ORIF	BORIF	BOEIF	EPIF	EWIF	BEIF
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BEIF	Bus Error Detect Flag	0: No bus error detected 1: Bus error detected	R/W
b1	EWIF	Error-Warning Detect Flag	0: No error-warning detected 1: Error-warning detected	R/W
b2	EPIF	Error-Passive Detect Flag	0: No error-passive detected 1: Error-passive detected	R/W
b3	BOEIF	Bus-Off Entry Detect Flag	0: No bus-off entry detected 1: Bus-off entry detected	R/W
b4	BORIF	Bus-Off Recovery Detect Flag	0: No bus-off recovery detected 1: Bus-off recovery detected	R/W
b5	ORIF	Receive Overrun Detect Flag	0: No receive overrun detected 1: Receive overrun detected	R/W
b6	OLIF	Overload Frame Transmission Detect Flag	0: No overload frame transmission detected 1: Overload frame transmission detected	R/W
b7	BLIF	Bus Lock Detect Flag	0: No bus lock detected 1: Bus lock detected	R/W

If an event corresponding to each bit occurs, the corresponding bit in EIFR is set to 1 regardless of the setting of EIER. To set each bit to 0, write 0 by a program. If the set timing occurs simultaneously with the clear timing by the program, the bit becomes 1.

When a single bit is set to 0 by a program, do not use the logic operation instruction (AND) – use the transfer instruction (MOV) to ensure that only the specified bit is set to 0 and the other bits are set to 1. Writing 1 has no effect to these bit values.

BEIF Flag (Bus Error Detect Flag)

The BEIF flag is set to 1 when a bus error is detected.

EWIF Flag (Error-Warning Detect Flag)

The EWIF flag is set to 1 when the value of the receive error counter (REC) or transmit error counter (TEC) exceeds 95. The EWIF flag is set to 1 only when the REC or TEC initially exceeds 95. Thus, if 0 is written to the EWIF flag by a program while the REC or TEC remains greater than 95, the EWIF flag is not set to 1 until the REC and TEC go below 95 and then REC or TEC exceeds 95 again.

EPIF Flag (Error-Passive Detect Flag)

The EPIF flag is set to 1 when the CAN error state becomes error-passive (the REC (receive error counter) or TEC (transmit error counter) value exceeds 127).

The EPIF flag is set to 1 only when the REC or TEC initially exceeds 127. Thus, if 0 is written by a program while the REC or TEC remains greater than 127, the EPIF flag is not set to 1 until the REC and TEC go below 127 and then REC or TEC exceeds 127 again.

BOEIF Flag (Bus-Off Entry Detect Flag)

The BOEIF flag is set to 1 when the CAN error state becomes bus-off (the TEC (transmit error counter) value exceeds 255). The BOEIF flag is also set to 1 when the BOM[1:0] bits in CTRLR are 01b (entry to CAN halt mode automatically at bus-off entry) and the CAN module becomes the bus-off state.

BORIF Flag (Bus-Off Recovery Detect Flag)

The BORIF flag is set to 1 when the CAN module recovers from the bus-off state normally by detecting 11 consecutive bits 128 times in the following conditions:

- When the BOM[1:0] bits in CTRLR are 00b
- When the BOM[1:0] bits in CTRLR are 10b
- When the BOM[1:0] bits in CTRLR are 11b

However, the BORIF flag is not set to 1 if the CAN module recovers from the bus-off state in the following conditions:

- When the CANM[1:0] bits in CTRLR are set to 01b or 11b (CAN reset mode)
- When the RBOC bit in CTRLR is set to 1 (forcible return from bus-off)
- When the BOM[1:0] bits in CTRLR are set to 01b
- When the BOM[1:0] bits in CTRLR are set to 11b and the CANM[1:0] bits in CTRLR are set to 10b (CAN halt mode) before normal recovery occurs

Table 34.7 lists the behavior of BOEIF and BORIF flags according to the CTRLR.BOM[1:0] bit setting.

Table 34.7 Behavior of BOEIF and BORIF Flags according to CTRLR.BOM[1:0] Bit Setting

BOM[1:0] Bits	BOEIF Flag	BORIF Flag
00b	Set to 1 on entry to the bus-off state.	Set to 1 on exit from the bus-off state.
01b		Do not set to 1.
10b		Set to 1 on exit from the bus-off state.
11b		Set to 1 if normal bus-off recovery occurs before the CANM[1:0] bits are set to 10b (CAN halt mode).

ORIF Flag (Receive Overrun Detect Flag)

The ORIF flag is set to 1 when a receive overrun occurs. This flag is not to set to 1 in overwrite mode.

In overwrite mode, a reception complete interrupt request is generated if an overwrite condition occurs and the ORIF flag is not set to 1.

In normal mailbox mode, if an overrun occurs in any of mailboxes [0] to [31] in overrun mode, this flag is set to 1. In

FIFO mailbox mode, if an overrun occurs in any of mailboxes [0] to [23] or the receive FIFO in overrun mode, this flag is set to 1.

OLIF Flag (Overload Frame Transmission Detect Flag)

The OLIF flag is set to 1 if the transmitting condition of an overload frame is detected when the CAN module performs transmission or reception.

BLIF Flag (Bus Lock Detect Flag)


The BLIF flag is set to 1 if 32 consecutive dominant bits are detected on the CAN bus while the CAN module is in CAN operation mode.

After the BLIF flag is set to 1, a bus lock is detected again under either of the following conditions:

- After this flag is set to 0 from 1, recessive bits are detected
- After this flag is set to 0 from 1, the CAN module enters CAN reset mode or CAN halt mode and then enters CAN operation mode again (internal reset).

34.2.20 Receive Error Count Register (RECR)

Address(es): CAN0.RECR 0009 084Eh



Bit	Description	R/W
b7 to b0	Receive error count function RECR increments or decrements the counter value according to the error status of the CAN module during reception.	R


RECR indicates the value of the receive error counter.

Refer to the ISO 11898-1 Standards about the increment/decrement conditions of the receive error counter.

The value of RECR in the bus-off state is undefined.

34.2.21 Transmit Error Count Register (TECR)

Address(es): CAN0.TECR 0009 084Fh



Bit	Description	R/W
b7 to b0	Transmit error count function TECR increments or decrements the counter value according to the error status of the CAN module during transmission.	R


TECR indicates the value of the transmit error counter.

Refer to the ISO 11898-1 Standards about the increment/decrement conditions of the transmit error counter.

The value of TECR in the bus-off state is undefined.

34.2.22 Error Code Store Register (ECSR)

Address(es): CAN0.ECSR 0009 0850h



Bit	Symbol	Bit Name	Description	R/W
b0	SEF	Stuff Error Flag*1, *2	0: No stuff error detected 1: Stuff error detected	R/W
b1	FEF	Form Error Flag*1, *2	0: No form error detected 1: Form error detected	R/W
b2	AEF	ACK Error Flag*1, *2	0: No ACK error detected 1: ACK error detected	R/W
b3	CEF	CRC Error Flag*1, *2	0: No CRC error detected 1: CRC error detected	R/W
b4	BE1F	Bit Error (recessive) Flag*1, *2	0: No bit error (recessive) detected 1: Bit error (recessive) detected	R/W
b5	BE0F	Bit Error (dominant) Flag*1, *2	0: No bit error (dominant) detected 1: Bit error (dominant) detected	R/W
b6	ADEF	ACK Delimiter Error Flag*1, *2	0: No ACK delimiter error detected 1: ACK delimiter error detected	R/W
b7	EDPM	Error Display Mode Select*3, *4	0: Output of first detected error code 1: Output of accumulated error code	R/W

Note 1. Writing 1 has no effect to these flag values.

Note 2. To write 0 to SEF, FEF, AEF, CEF, BE1F, BE0F, and ADEF flags, do not use the logic operation instruction (AND). Use the transfer (MOV) instruction to ensure that only the specified flag is set to 0 and the other flags are set to 1.

Note 3. Write to the EDPM bit in CAN reset mode or CAN halt mode.

Note 4. If more than one error condition is detected simultaneously, all related flags are set to 1.

ECSR can be used to monitor whether an error has occurred on the CAN bus.

Refer to the ISO 11898-1 Standards to check the generation conditions of each error.

To set each flag except for the EDPM bit to 0, write 0 by a program. If the timing at which each flag is set to 1 and the timing at which 0 is written by a program are the same, the relevant flag is set to 1.

SEF Flag (Stuff Error Flag)

The SEF flag is set to 1 when a stuff error is detected.

FEF Flag (Form Error Flag)

The FEF flag is set to 1 when a form error is detected.

AEF Flag (ACK Error Flag)

The AEF flag is set to 1 when an ACK error is detected.

CEF Flag (CRC Error Flag)

The CEF flag is set to 1 when a CRC error is detected.

BE1F Flag (Bit Error (recessive) Flag)

The BE1F flag is set to 1 when a recessive bit error is detected.

BE0F Flag (Bit Error (dominant) Flag)

The BE0F flag is set to 1 when a dominant bit error is detected.

ADEF Flag (ACK Delimiter Error Flag)


The ADEF flag is set to 1 when a form error is detected with the ACK delimiter during transmission.

EDPM Bit (Error Display Mode Select)

The EDPM bit selects the output mode of ECSR. When the EDPM bit is set to 0, ECSR outputs the first error code. When the EDPM bit is set to 1, ECSR outputs the accumulated error code.

34.2.23 Time Stamp Register (TSR)

Address(es): CAN0.TSR 0009 0854h



Bit	Description	R/W
b15 to b0	Free-running counter value for the time stamp function	R

Note: Read TSR in 16-bit units.


When TSR is read, the value of the time stamp counter (16-bit free-running counter) at that moment is read. The value of the time stamp counter reference clock is a multiple of 1 bit time, as configured by the TSPS[1:0] bits in CTLR.

The time stamp counter stops in CAN sleep mode and CAN halt mode, and is initialized in CAN reset mode.

The time stamp counter value is stored to bits TSL[7:0] and TSH[7:0] in MBj when a received message is stored in a receive mailbox.

34.2.24 Test Control Register (TCR)

Address(es): CAN0.TCR 0009 0858h



Bit	Symbol	Bit Name	Description	R/W
b0	TSTE	CAN Test Mode Enable	0: CAN test mode disabled 1: CAN test mode enabled	R/W
b2, b1	TSTM[1:0]	CAN Test Mode Select	b2 b1 0 0: Other than CAN test mode 0 1: Listen-only mode 1 0: Self-test mode 0 (external loopback) 1 1: Self-test mode 1 (internal loopback)	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TCR controls the CAN test mode. Write to TCR in CAN halt mode only.

(1) Listen-Only Mode

The ISO 11898-1 Standards recommend an optional bus monitoring mode. In listen-only mode, valid data frames and valid remote frames can be received. However, only recessive bits can be sent on the CAN bus, and the ACK bit, overload flag, and active error flag cannot be sent.

Listen-only mode can be used for baud rate detection.

Do not request transmission from any mailboxes in listen-only mode.

Figure 34.6 shows the connection when listen-only mode is selected.




Figure 34.6 Connection when Listen-Only Mode is Selected

(2) Self-Test Mode 0 (External Loopback)

Self-test mode 0 is provided for CAN transceiver tests.

In self-test mode 0, the protocol controller treats its own transmitted messages as messages received via the CAN transceiver and stores them into the receive mailbox. To be independent from external stimulation, the protocol controller generates the ACK bit.

Connect the CTX0 and CRX0 pins to the transceiver.

Figure 34.7 shows the connection when self-test mode 0 is selected.




Figure 34.7 Connection when Self-Test Mode 0 is Selected

(3) Self-Test Mode 1 (Internal Loopback)

Self-test mode 1 is provided for self-test functions.

In self-test mode 1, the protocol controller treats its transmitted messages as received messages and stores them into the receive mailbox. To be independent from external stimulation, the protocol controller generates the ACK bit.

In self-test mode 1, the protocol controller performs an internal feedback from the internal CTX0 pin to the internal CRX0 pin. The input value of the external CRX0 pin is ignored. The external CTX0 pin outputs only recessive bits. The CTX0 and CRX0 pins do not need to be connected to the CAN bus or any external device.

Figure 34.8 shows the connection when self-test mode 1 is selected.




Figure 34.8 Connection when Self-Test Mode 1 is Selected

34.3 Operating Mode

The CAN module has the following four operating modes.

- CAN reset mode
- CAN halt mode
- CAN operation mode
- CAN sleep mode

Figure 34.9 shows the transition between CAN operating modes.




Figure 34.9 Transition between CAN Operating Modes

34.3.1 CAN Reset Mode

CAN reset mode is provided for CAN communication configuration.

When the CTLR.CANM[1:0] bits are set to 01b or 11b, the CAN module enters CAN reset mode. Then, the STR.RSTST flag is set to 1. Do not change the CTLR.CANM[1:0] bits until the RSTST flag is set to 1. Set BCR before exiting CAN reset mode to any other modes.

The following registers are initialized to their reset values after entering CAN reset mode, and their initial values are retained during CAN reset mode:

- MCTLj
- STR (except for the SLPST and TFST flags)
- EIFR
- RECR
- TECR
- TSR
- MSSR
- MSMR
- RFCR
- TFCR
- TCR
- ECSR (except for the EDPM bit)

The following registers retain their previous values even after entering CAN reset mode.

- CTLR
- STR (only the SLPST and TFST flags)
- MIER
- EIER
- BCR
- CSSR
- ECSR (only the EDPM bit)
- MBj
- MKR0 to MKR7
- FIDCR0 and FIDCR1
- MKIVLR
- AFSR
- RFPCR
- TFPCR

34.3.2 CAN Halt Mode

CAN halt mode is used for mailbox configuration and test mode setting.

When the CTLR.CANM[1:0] bits are set to 10b, CAN halt mode is selected. Then the STR.HLTST flag is set to 1. Do not change the CTLR.CANM[1:0] bits until the HLTST flag is set to 1.

See Table 34.8 for the state transition conditions when transmitting or receiving.

All registers except for RSTST, HLTST, and SLPST flags in STR remain unchanged when the CAN enters CAN halt mode.

Do not change CTLR (except for bits CANM[1:0] and SLPM) and EIER in CAN halt mode. BCR can be changed in CAN halt mode only when listen-only mode is selected for automatic baud rate detection.

Table 34.8 Operation in CAN Reset Mode and CAN Halt Mode

Mode	Receiver	Transmitter	Bus-Off
CAN reset mode (forcible transition) CANM[1:0] = 11b	CAN module enters CAN reset mode without waiting for the end of message reception.	CAN module enters CAN reset mode without waiting for the end of message transmission.	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.
CAN reset mode CANM[1:0] = 01b	CAN module enters CAN reset mode without waiting for the end of message reception.	CAN module enters CAN reset mode after waiting for the end of message transmission.*1, *4	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.
CAN halt mode	CAN module enters CAN halt mode after waiting for the end of message reception.*2, *3	CAN module enters CAN halt mode after waiting for the end of message transmission.*1, *2, *4	[When the BOM[1:0] bits are 00b] A halt request from a program will be accepted only after bus-off recovery. [When the BOM[1:0] bits are 01b] CAN module automatically enters CAN halt mode without waiting for the end of bus-off recovery (regardless of a halt request from a program). [When the BOM[1:0] bits are 10b] CAN module automatically enters CAN halt mode after waiting for the end of bus-off recovery (regardless of a halt request from a program). [When the BOM[1:0] bits are 11b] CAN module enters CAN halt mode (without waiting for the end of bus-off recovery) if a halt is requested by a program during bus-off.

CANM[1:0], BOM[1:0]: Bits in CTLR

- Note 1. If several messages are requested to be transmitted, mode transition occurs after the completion of the first message transmission. In a case that the CAN reset mode is being requested during suspend transmission, mode transition occurs when the bus is idle, the next transmission ends, or the CAN module becomes a receiver.
- Note 2. If the CAN bus is locked at the dominant level, the program can detect this state by monitoring the EIFR.BLIF flag. While the CAN bus is locked at the dominant level, the CAN module does not enter CAN halt mode. In that case, enter CAN reset mode.
- Note 3. If a CAN bus error occurs during reception after CAN halt mode is requested, the CAN module transits to CAN halt mode. However, while the CAN bus is locked at the dominant level, the CAN module does not enter CAN halt mode.
- Note 4. If a CAN bus error or arbitration-lost occurs during transmission after CAN reset mode or CAN halt mode is requested, the CAN module transits to the requested operating mode. However, while the CAN bus is locked at the dominant level, the CAN module does not enter CAN halt mode.

34.3.3 CAN Sleep Mode

CAN sleep mode is used for reducing current consumption by stopping the clock supply to the CAN module. After a reset from an MCU pin or software reset, the CAN module starts from CAN sleep mode.

When the SLPM bit in CTLR is set to 1, the CAN module enters CAN sleep mode. Then, the SLPST flag in STR is set to 1. Do not change the value of the SLPM bit until the SLPST flag is set to 1. The other registers remain unchanged when the CAN module enters CAN sleep mode.

Write to the SLPM bit in CAN reset mode and CAN halt mode. Do not change any registers (except for the SLPM bit) during CAN sleep mode. Read operation is still allowed.

When the SLPM bit is set to 0, the CAN module is released from CAN sleep mode. When the CAN module exits CAN sleep mode, the other registers remain unchanged.

34.3.4 CAN Operation Mode (Excluding Bus-Off State)

CAN operation mode is used for CAN communication.

When the CANM[1:0] bits in CTLR are set to 00b, the CAN module enters CAN operation mode.

Then RSTST and HLTST flags in STR are set to 0. Do not change the value of the CANM[1:0] until bits RSTST and HLTST flags are set to 0.

If 11 consecutive recessive bits are detected after entering CAN operation mode, the CAN module is in the following states:

- The CAN module becomes an active node on the network, thus enabling transmission and reception of CAN messages.
- Error monitoring of the CAN bus, such as receive and transmit error counters, is performed.

During CAN operation mode, the CAN module may be in one of the following three sub-modes, depending on the status of the CAN bus.

- Idle mode: Transmission or reception is not being performed.
- Receive mode: A CAN message sent by another node is being received.
- Transmit mode: A CAN message is being transmitted. The CAN module receives a message transmitted by the local node simultaneously when self-test mode 0 (TSTM[1:0] bits in TCR = 10b) or self-test mode 1 (TSTM[1:0] bits = 11b) is selected.

Figure 34.10 shows the sub-modes of CAN operation mode.




Figure 34.10 Sub-Modes of CAN Operation Mode

34.3.5 CAN Operation Mode (Bus-Off State)

The CAN module enters the bus-off state according to the increment/decrement rules for the transmit/error counters in the CAN Specifications.

The following cases apply when the CAN module is recovering from the bus-off state. When the CAN module is in the bus-off state, the values of the CAN-related registers, except for STR, EIFR, RECR, TECR and TSR, remain unchanged.

(1) When bits BOM[1:0] in CTLR are 00b (normal mode)

The CAN module enters the error-active state after it has completed the recovery from the bus-off state and CAN communication is enabled. The BORIF flag in EIFR is set to 1 (bus-off recovery detected) at this time.

(2) When bit RBOC in CTLR is set to 1 (forcible return from bus-off)

The CAN module enters the error-active state when it is in the bus-off state and the RBOC bit is set to 1. CAN communication is enabled again after 11b consecutive recessive bits are detected. The BORIF flag is not set to 1 at this time.

(3) When bits BOM[1:0] are 01b (automatic transition to CAN halt mode at bus-off entry)

The CAN module enters CAN halt mode when it reaches the bus-off state. The BORIF flag is not set to 1 at this time.

(4) When bits BOM[1:0] are 10b (automatic transition to CAN halt mode at bus-off end)

The CAN module enters CAN halt mode when it has completed the recovery from bus-off. The BORIF flag is set to 1 at this time.

(5) When bits BOM[1:0] are 11b (automatic transition to CAN halt mode by a program) and bits CANM[1:0] in CTLR are set to 10b (CAN halt mode) during bus-off state

The CAN module enters CAN halt mode when it is in the bus-off state and the CANM[1:0] bits are set to 10b (CAN halt mode). The BORIF flag is not set to 1 at this time.

If the CANM[1:0] bits are not set to 10b during bus-off, the same behavior as (1) applies.

34.4 CAN Communication Speed Setting

The following description explains about CAN communication speed setting.

34.4.1 CAN Clock Setting

The CAN module has a CAN clock selector.

The CAN clock can be set by the CCLKS bit and the BRP[9:0] bits in BCR.

Figure 34.11 shows a block diagram of the CAN clock generator.




Figure 34.11 Block Diagram of CAN Clock Generator

34.4.2 Bit Timing Setting

The bit time consists of the following three segments.

Figure 34.12 shows the bit timing.




Figure 34.12 Bit Timing

34.4.3 Bit Rate

The bit rate depends on the division value of fCAN (CAN clock), the division value of the baud rate prescaler, and the number of Tq of 1 bit time.

$$\text{Bit rate [bps]} = \frac{f_{\text{CAN}}}{\text{Baud rate prescaler division value}^{*1} \times \text{number of Tq of 1 bit time}} = \frac{f_{\text{CANCLK}}}{\text{Number of Tq of 1 bit time}}$$

Note 1. Division value of baud rate prescaler = P + 1 (P: 0 to 1023)

P: Setting of the BRP[9:0] bits in BCR

Table 34.9 lists bit rate examples.

Table 34.9 Bit Rate Examples

fCAN	50 MHz		48 MHz		40 MHz		32 MHz	
	Number of Tq	P + 1	Number of Tq	P + 1	Number of Tq	P + 1	Number of Tq	P + 1
1 Mbps	10Tq	5	8Tq	6	10Tq	4	8Tq	4
	25Tq	2	12Tq	4	20Tq	2	16Tq	2
			16Tq	3				
500 kbps	10Tq	10	8Tq	12	10Tq	8	8Tq	8
	25Tq	4	12Tq	8	20Tq	4	16Tq	4
			16Tq	6				
250 kbps	10Tq	20	8Tq	24	10Tq	16	8Tq	16
	25Tq	8	12Tq	16	20Tq	8	16Tq	8
			16Tq	12				
125 kbps	10Tq	40	8Tq	48	10Tq	32	8Tq	32
	25Tq	16	12Tq	32	20Tq	16	16Tq	16
			16Tq	24				
83.3 kbps	10Tq	60	8Tq	72	8Tq	60	8Tq	48
	25Tq	24	12Tq	48	10Tq	48	16Tq	24
			16Tq	36	16Tq	30		
					20Tq	24		
33.3 kbps	10Tq	150	8Tq	180	8Tq	150	8Tq	120
	25Tq	60	12Tq	120	10Tq	120	10Tq	96
			16Tq	90	20Tq	60	16Tq	60
							20Tq	48

34.5 Mailbox and Mask Register Structure

Figure 34.13 shows the structure of MBj.

There are 32 mailboxes with the same structure.




Figure 34.13 Structure of MBj (j = 0 to 31)

Figure 34.14 shows the structure of MKRk.

There are eight mask registers with the same structure.




Figure 34.14 Structure of MKRk (k = 0 to 7)

Figure 34.15 shows the structure of FIDCR0 and FIDCR1.
 There are two FIFO received ID compare registers with the same structure.




Figure 34.15 Structure of FIDCRn (n = 0, 1)

34.6 Acceptance Filtering and Masking Functions

The acceptance filtering function and masking function allows the user to select and receive messages with a specified range of multiple IDs for mailboxes.

Registers MKR0 to MKR7 can perform masking of the standard ID and the extended ID of 29 bits.

- MKR0 corresponds to mailboxes [0] to [3]
- MKR1 corresponds to mailboxes [4] to [7]
- MKR2 corresponds to mailboxes [8] to [11]
- MKR3 corresponds to mailboxes [12] to [15]
- MKR4 corresponds to mailboxes [16] to [19]
- MKR5 corresponds to mailboxes [20] to [23]
- MKR6 corresponds to mailboxes [24] to [27] in normal mailbox mode and the receive FIFO mailboxes [28] to [31] in FIFO mailbox mode.
- MKR7 corresponds to mailboxes [28] to [31] in normal mailbox mode and the receive FIFO mailboxes [28] to [31] in FIFO mailbox mode.

MKIVLR disables acceptance filtering individually for each mailbox.

The IDE bit in MBj is valid when the IDFM[1:0] bits in CTLR are 10b (mixed ID mode).

The RTR bit in MBj selects a data frame or a remote frame.

In FIFO mailbox mode, normal mailboxes (mailboxes [0] to [23]) use the single corresponding register among MKR0 to MKR5 for acceptance filtering. Receive FIFO mailboxes (mailboxes [28] to [31]) use two registers MKR6 and MKR7 for acceptance filtering.

Also, the receive FIFO uses two registers FIDCR0 and FIDCR1 for ID comparison. Bits EID[17:0], SID[10:0], RTR, and IDE in MB28 to MB31 for the receive FIFO are disabled. As acceptance filtering depends on the result of two logic AND operations, two ranges of IDs can be received into the receive FIFO.

MKIVLR is disabled for the receive FIFO.

If both the standard ID and extended ID are set in the IDE bits in FIDCR0 and FIDCR1 individually, both ID formats are received.

If both the data frame and remote frame are set in the RTR bits in FIDCR0 and FIDCR1 individually, both data and remote frames are received.

When combination with two ranges of IDs is not necessary, set the same mask value and the same ID into both the FIFO ID and mask register.

Figure 34.16 shows the correspondence between mask registers and mailboxes. Figure 34.17 shows acceptance filtering.




Figure 34.16 Correspondence between Mask Registers and Mailboxes




Figure 34.17 Acceptance Filtering

34.7 Reception and Transmission

Table 34.10 lists how to make the CAN communication mode settings.

Table 34.10 Setting of CAN Receive Mode and CAN Transmit Mode

MCTLj. TRMREQ	MCTLj. RECREQ	MCTLj. ONESHOT	Communication Mode of Mailbox
0	0	0	Mailbox disabled or transmission being aborted.
0	0	1	Can be configured only when transmission or reception from a mailbox programmed in one-shot mode is aborted.
0	1	0	Configured as a receive mailbox for a data frame or a remote frame.
0	1	1	Configured as a one-shot receive mailbox for a data frame or a remote frame.
1	0	0	Configured as a transmit mailbox for a data frame or a remote frame.
1	0	1	Configured as a one-shot transmit mailbox for a data frame or a remote frame.
1	1	0	Do not set.
1	1	1	Do not set.

j = 0 to 31

When a mailbox is configured as a receive mailbox or a one-shot receive mailbox, note the following:

1. Before a mailbox is configured as a receive mailbox or a one-shot receive mailbox, set MCTLj to 00h.
2. A received message is stored into the first mailbox that matches the condition according to the result of receive mode setting and acceptance filtering. Upon deciding the mailbox to store the received message, the mailbox with the smaller number has higher priority.
3. In CAN operation mode, when the CAN module transmits a message whose ID matches with the ID/mask set of a mailbox configured to receive messages, the CAN module never receives the transmitted data. In self-test mode, however, the CAN module will receive its transmitted data. In this case, the CAN module returns ACK.

When configuring a mailbox as a transmit mailbox or a one-shot transmit mailbox, note the following:

4. Before a mailbox is configured as a transmit mailbox or a one-shot transmit mailbox, ensure that MCTLj is 00h and that there is no pending abort process.

34.7.1 Reception

Figure 34.18 shows an operation example of data frame reception in overwrite mode.

This example shows the operation of overwriting the first message when the CAN module receives two consecutive CAN messages which match the receiving conditions of MCTLj ($j = 0$ to 31).




Figure 34.18 Operation Example of Data Frame Reception in Overwrite Mode

1. When an SOF is detected on the CAN bus, the RECST flag in STR is set to 1 (reception in progress) if the CAN module has no message ready to start transmission.
2. The acceptance filter processing starts at the beginning of the CRC field to select the receive mailbox.
3. After a message has been received, the NEWDATA flag in MCTLj for the receive mailbox is set to 1 (new message is being stored or has been stored to the mailbox). The INVALIDATA flag in MCTLj is set to 1 (message is being updated) at the same time, and then the INVALIDATA flag is set to 0 (message valid) again after the complete message is transferred to the mailbox.
4. When the interrupt enable bit in MIER for the receive mailbox is 1 (interrupt enabled), the CAN0 reception complete interrupt request is generated. This interrupt (CAN0 reception complete interrupt) is generated when the INVALIDATA flag is set to 0.
5. After reading the message from the mailbox, the NEWDATA flag needs to be set to 0 by a program.
6. In overwrite mode, if the next CAN message has been received into a mailbox whose NEWDATA flag is still set to 1, the MSGLOST flag in MCTLj is set to 1 (message has been overwritten). The new received message is transferred to the mailbox. The CAN0 reception complete interrupt request is generated the same as in 4.

Figure 34.19 shows the operation example of data frame reception in overrun mode.

This example shows the operation of overrunning the second message when the CAN module receives two consecutive CAN messages which match the receiving conditions of MCTLj ($j = 0$ to 31).




Figure 34.19 Operation Example of Data Frame Reception in Overrun Mode

1. to 5. are the same as in overwrite mode.

6. In overrun mode, if the next CAN message has been received before the NEWDATA flag in MCTLj is set to 0, the MSGLOST flag in MCTLj is set to 1 (message has been overrun). The new received message is discarded and a CAN0 error interrupt request is generated if the corresponding interrupt enable bit in EIER is set to 1 (interrupt enabled).

34.7.2 Transmission

Figure 34.20 shows an operation example of data frame transmission.




Figure 34.20 Operation Example of Data Frame Transmission

1. When a TRMREQ bit in MCTLj ($j = 0$ to 31) is set to 1 (transmit mailbox) in the bus-idle state, the mailbox scan processing starts to decide the highest-priority mailbox for transmission. Once the transmit mailbox is decided, the TRMACTIVE flag in MCTLj is set to 1 (from acceptance of transmission request to completion of transmission, or error/arbitration-lost), the TRMST flag in STR is set to 1 (transmission in progress), and the CAN module starts transmission.*1
2. If other TRMREQ bits are set, the transmission scan processing starts with the CRC delimiter for the next transmission.
3. If transmission is completed without losing arbitration, the SENTDATA flag in MCTLj is set to 1 (transmission completed) and the TRMACTIVE flag is set to 0 (transmission is pending or transmission is not requested). If the interrupt enable bit in MIER is 1 (interrupt enabled), the CAN0 transmission complete interrupt request is generated.
4. When requesting the next transmission from the same mailbox, set SENTDATA flag and TRMREQ bit to 0, then set the TRMREQ bit to 1 after checking that SENTDATA flag and TRMREQ bit have been set to 0.

Note 1. If arbitration is lost after the CAN module starts transmission, the TRMACTIVE flag is set to 0. The transmission scan processing is performed again to search for the highest-priority transmit mailbox from the beginning of the CRC delimiter. If an error occurs either during transmission or following the arbitration-lost, the transmission scan processing is performed again to search for the highest-priority transmit mailbox from the start of the error delimiter.

34.8 CAN Interrupt

The CAN module provides the following CAN interrupts for each channel. Table 34.11 lists CAN interrupts.

- CAN0 reception complete interrupt (mailboxes 0 to 31) [RXM0]
- CAN0 transmission complete interrupt (mailboxes 0 to 31) [TXM0]
- CAN0 receive FIFO interrupt [RXF0]
- CAN0 transmit FIFO interrupt [TXF0]
- CAN0 error interrupt [ERS0]

There are eight types of interrupt sources for the CAN0 error interrupts. These sources can be determined by checking EIFR.

- Bus error
- Error-warning
- Error-passive
- Bus-off entry
- Bus-off recovery
- Receive overrun
- Overload frame transmission
- Bus lock

Table 34.11 CAN Interrupts

Module	Interrupt Symbol	Interrupt Source	Source Flag
CAN0	ERS0	Bus lock detected	EIFR.BLIF
		Overload frame transmission detected	EIFR.OLIF
		Overrun detected	EIFR.ORIF
		Bus-off recovery detected	EIFR.BORIF
		Bus-off entry detected	EIFR.BOEIF
		Error-passive detected	EIFR.EPIF
		Error-warning detected	EIFR.EWIF
		Bus error detected	EIFR.BEIF
RXF0	RXF0	Receive FIFO message received (MIER[29] = 0)	RFMR.RFUST[2:0]
		Receive FIFO warning (MIER[29] = 1)	
TXF0	TXF0	Transmit FIFO message transmission completed (MIER[25] = 0)	TFMR.TFUST[2:0]
		FIFO last message transmission completed (MIER[25] = 1)	
RXM0	RXM0	Mailbox 0 to 31 message received	MCTL0.NEWDATA to MCTL31.NEWDATA
TXM0	TXM0	Mailbox 0 to 31 message transmission completed	MCTL0.SENTDATA to MCTL31.SENTDATA

34.9 Usage Notes

34.9.1 Setting for the Module-Stop State

Module stop control register B (MSTPCRB) can be used to enable or disable operation of the CAN module. The CAN module is stopped after a reset. The registers become accessible on release from the module-stop state. For details, refer to section 11, Low Power Consumption.

35. Serial Peripheral Interface (RSPIc)

In this section, “PCLK” is used to refer to PCLKA.

35.1 Overview

This MCU includes one channel of Serial Peripheral Interface (RSPI).

The RSPI channels are capable of high-speed, full-duplex or simplex (transmit-only) synchronous serial communications with multiple processors and peripheral devices.

Table 35.1 lists the specifications of the RSPI, and Figure 35.1 shows a block diagram of the RSPI.

In this section, m as used with the RSPI command registers (SPCMDm) indicates 0 to 7.

Table 35.1 RSPI Specifications (1/2)

Item	Description
Number of channels	One channel
RSPI transfer functions	<ul style="list-style-type: none"> Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (RSPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method). Communication mode: Full-duplex or simplex (transmit-only) can be selected. Switching of the polarity of RSPCK Switching of the phase of RSPCK
Data format	<ul style="list-style-type: none"> MSB first/LSB first selectable Transfer bit length is selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits. 128-bit transmit/receive buffers Up to four frames can be transferred in one round of transmission/reception (each frame consisting of up to 32 bits). Byte swapping of transmit and receive data is selectable.
Bit rate	<ul style="list-style-type: none"> In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (the division ratio ranges from divided by 2 to divided by 4096). In slave mode, the minimum PCLK clock divided by 4 can be input as RSPCK (the maximum frequency of RSPCK is that of PCLK divided by 4). <p>Width at high level: 2 cycles of PCLK; width at low level: 2 cycles of PCLK</p>
Buffer configuration	<ul style="list-style-type: none"> Double buffer configuration for the transmit/receive buffers 128 bits for the transmit/receive buffers
Error detection	<ul style="list-style-type: none"> Mode fault error detection Overrun error detection*1 Parity error detection Underrun error detection
SSL control function	<ul style="list-style-type: none"> Four SSL pins (SSLA0 to SSLA3) for each channel In single-master mode, SSLA0 to SSLA3 pins are output. In multi-master mode: <ul style="list-style-type: none"> SSLA0 pin for input, and SSLA1 to SSLA3 pins for either output or unused. In slave mode: <ul style="list-style-type: none"> SSLA0 pin for input, and SSLA1 to SSLA3 pins for unused. Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay) <ul style="list-style-type: none"> Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) Controllable delay from RSPCK stop to SSL output negation (SSL negation delay) <ul style="list-style-type: none"> Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) Controllable wait for next-access SSL output assertion (next-access delay) <ul style="list-style-type: none"> Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) Function for changing SSL polarity
Control in master transfer	<ul style="list-style-type: none"> A transfer of up to eight commands can be executed sequentially in looped execution. For each command, the following can be set: <ul style="list-style-type: none"> SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, MSB/LSB first, burst, RSPCK delay, SSL negation delay, and next-access delay A transfer can be initiated by writing to the transmit buffer. MOSI signal value specifiable in SSL negation RSPCK auto-stop function

Table 35.1 RSPIC Specifications (2/2)

Item	Description
Interrupt sources	<ul style="list-style-type: none"> Interrupt sources <ul style="list-style-type: none"> Receive buffer full interrupt Transmit buffer empty interrupt Error interrupt (mode fault, overrun, underrun, or parity error) Idle interrupt
Event link function (output)	<ul style="list-style-type: none"> The following events can be output to the event link controller. (RSPIC0) <ul style="list-style-type: none"> Receive buffer full event Transmit buffer empty event Error event (mode fault, overrun, underrun, or parity error) Idle event Transmit end event
Others	<ul style="list-style-type: none"> Function for initializing the RSPIC Loopback mode
Low power consumption function	Module stop state can be set.

Note 1. In master reception and when the RSPCK auto-stop function is enabled, an overrun error does not occur because the transfer clock is stopped at the timing of overrun error detection.




Figure 35.1 RSPI Block Diagram

Table 35.2 lists the I/O pins used in the RSPI.

The RSPI automatically switches the I/O direction of the SSLA0 pin. SSLA0 is set as an output when the RSPI is a single master and as an input when the RSPI is a multi-master or a slave. Pins RSPCKA, MOSIA, and MISOA are automatically set as inputs or outputs according to the setting of master or slave and the level input on the SSLA0 pin. Refer to section 35.3.2, Controlling RSPI Pins for details.


Table 35.2 RSPI Pin Configuration

Channel	Pin Name	I/O	Function
RSPI0	RSPCKA	I/O	Clock I/O
	MOSIA	I/O	Master transmit data I/O
	MISOA	I/O	Slave transmit data I/O
	SSLA0	I/O	Slave selection I/O
	SSLA1	Output	Slave selection output
	SSLA2	Output	Slave selection output
	SSLA3	Output	Slave selection output

35.2 Register Descriptions

35.2.1 RSPI Control Register (SPCR)

Address(es): RSPI0.SPCR 000D 0100h



Bit	Symbol	Bit Name	Description	R/W
b0	SPMS	RSPI Mode Select*1	0: SPI operation (4-wire method) 1: Clock synchronous operation (3-wire method)	R/W
b1	TXMD	Communications Operating Mode Select*1	0: Full-duplex communications (enables the receiver) 1: Transmit-only simplex communications (disables the receiver)	R/W
b2	MODFEN	Mode Fault Error Detection Enable*1	0: Disables the detection of mode fault error 1: Enables the detection of mode fault error	R/W
b3	MSTR	RSPI Master/Slave Mode Select*1	0: Slave mode 1: Master mode	R/W
b4	SPEIE	Error Interrupt Enable	0: Disables the generation of error interrupt requests 1: Enables the generation of error interrupt requests	R/W
b5	SPTIE	Transmit Buffer Empty Interrupt Enable	0: Disables the generation of transmit buffer empty interrupt requests 1: Enables the generation of transmit buffer empty interrupt requests	R/W
b6	SPE	RSPI Function Enable	0: Disables the RSPI function 1: Enables the RSPI function	R/W
b7	SPRIE	Receive Buffer Full Interrupt Enable	0: Disables the generation of receive buffer full interrupt requests 1: Enables the generation of receive buffer full interrupt requests	R/W

Note 1. Do not change the values of the MSTR, MODFEN, TXMD, and SPMS bits while the SPE bit is 1.

SPMS Bit (RSPI Mode Select)

The SPMS bit selects SPI operation (4-wire method) or clock synchronous operation (3-wire method).

The SSLA0 to SSLA3 pins are not used in clock synchronous operation. The RSPCKA, MOSIA, and MISOA pins handle communications. If clock synchronous operation is to proceed in master mode (SPCR.MSTR = 1), the SPCMDm.CPHA bit can be set to either 0 or 1. Set the CPHA bit to 1 if clock synchronous operation is to proceed in slave mode (SPCR.MSTR = 0). Do not set the CPHA bit to 0 when clock synchronous operation is to proceed in slave mode (SPCR.MSTR = 0).

TXMD Bit (Communications Operating Mode Select)

The TXMD bit selects full-duplex communications or transmit-only simplex communications.

When performing communications with the TXMD bit set to 1, the RSPI performs only transmit operations and not receive operations (refer to section 35.3.6, Communications Operating Mode).

When the TXMD bit is set to 1, receive buffer full interrupt requests cannot be used.

MODFEN Bit (Mode Fault Error Detection Enable)

The MODFEN bit enables or disables the detection of mode fault error (refer to section 35.3.9, Error Detection). In addition, the RSPI determines the I/O direction of the SSLA0 to SSLA3 pins based on combinations of the MODFEN and MSTR bits (refer to section 35.3.2, Controlling RSPI Pins).

MSTR Bit (RSPI Master/Slave Mode Select)

The MSTR bit selects master/slave mode of the RSPI. According to MSTR bit settings, the RSPI determines the direction of pins RSPCKA, MOSIA, MISOA, and SSLA0 to SSLA3.

SPEIE Bit (Error Interrupt Enable)

The SPEIE bit enables or disables the generation of error interrupt requests when the RSPI detects a mode fault error or underrun error and sets the SPSR.MODF flag to 1, when the RSPI detects an overrun error and sets the SPSR.OVRF flag to 1, or when the RSPI detects a parity error and sets the SPSR.PERF flag to 1 (refer to section 35.3.9, Error Detection).

SPTIE Bit (Transmit Buffer Empty Interrupt Enable)

The SPTIE bit enables or disables the generation of transmit buffer empty interrupt requests when the RSPI detects when the transmit buffer is empty.

A transmit buffer empty interrupt request when transmission starts is generated by setting the SPE and SPTIE bits to 1 at the same time or by setting the SPE bit to 1 after setting the SPTIE bit to 1.

Note that a transmit buffer interrupt is generated when the SPTIE bit is 1 even if the RSPI function is disabled (the SPTIE bit is changed to 0).

SPE Bit (RSPI Function Enable)

The SPE bit enables or disables the RSPI function.

When the SPSR.MODF flag is 1, the SPE bit cannot be set to 1. For details, refer to section 35.3.9, Error Detection.


Setting the SPE bit to 0 disables the RSPI function, and initializes a part of the module function. For details, refer to section 35.3.10, Initializing RSPI. Furthermore, a transmit buffer empty interrupt request is generated by the state of the SPE bit changing from 0 to 1 or from 1 to 0.

SPRIE Bit (Receive Buffer Full Interrupt Enable)

If the RSPI has detected a receive buffer full write after completion of a serial transfer, the SPRIE bit enables or disables the generation of a receive buffer full interrupt request.

35.2.2 RSPI Slave Select Polarity Register (SSLP)

Address(es): RSPI0.SSLP 000D 0101h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	SSL0P	SSL0 Signal Polarity Setting	0: SSL0 signal is active low 1: SSL0 signal is active high	R/W
b1	SSL1P	SSL1 Signal Polarity Setting	0: SSL1 signal is active low 1: SSL1 signal is active high	R/W
b2	SSL2P	SSL2 Signal Polarity Setting	0: SSL2 signal is active low 1: SSL2 signal is active high	R/W
b3	SSL3P	SSL3 Signal Polarity Setting	0: SSL3 signal is active low 1: SSL3 signal is active high	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note: Do not change the SSLP register while the SPCR.SPE bit is 1.

35.2.3 RSPI Pin Control Register (SPPCR)

Address(es): RSPI0.SPPCR 000D 0102h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	MOIFE	MOIFV	—	—	SPLP2	SPLP
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SPLP	RSPI Loopback	0: Normal mode 1: Loopback mode (data is inverted for transmission)	R/W
b1	SPLP2	RSPI Loopback 2	0: Normal mode 1: Loopback mode (data is not inverted for transmission)	R/W
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	MOIFV	MOSI Idle Fixed Value	0: The level output on the MOSIA pin during MOSI idling corresponds to low 1: The level output on the MOSIA pin during MOSI idling corresponds to high	R/W
b5	MOIFE	MOSI Idle Value Fixing Enable	0: MOSI output value equals final data from previous transfer 1: MOSI output value equals the value set in the MOIFV bit	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note: Do not change the SPPCR register while the SPCR.SPE bit is 1.

SPLP Bit (RSPI Loopback)

The SPLP bit selects the mode of the RSPI pins.

When the SPLP bit is set to 1, the RSPI shuts off the path between the MISOA pin and the shift register if the SPCR.MSTR bit is 1, and between the MOSIA pin and the shift register if the SPCR.MSTR bit is 0, and connects (inverts) the input path and output path for the shift register (loopback mode).

SPLP2 Bit (RSPI Loopback 2)

The SPLP2 bit selects the mode of the RSPI pins.

When the SPLP2 bit is set to 1, the RSPI shuts off the path between the MISOA pin and the shift register if the SPCR.MSTR bit is 1, and between the MOSIA pin and the shift register if the SPCR.MSTR bit is 0, and connects the input path and output path for the shift register (loopback mode).

MOIFV Bit (MOSI Idle Fixed Value)

If the MOIFE bit is 1 in master mode, the MOIFV bit determines the MOSIA pin output value during the SSL negation period (including the SSL retention period during a burst transfer).

MOIFE Bit (MOSI Idle Value Fixing Enable)

The MOIFE bit fixes the MOSIA output value when the RSPI in master mode is in an SSL negation period (including the SSL retention period during a burst transfer). When the MOIFE bit is 0, the RSPI outputs the last data from the previous serial transfer during the SSL negation period to the MOSIA pin. When the MOIFE bit is 1, the RSPI outputs the fixed value set in the MOIFV bit to the MOSIA pin.

35.2.4 RSPIC Status Register (SPSR)

Address(es): RSPIC0.SPSR 000D 0103h

	b7	b6	b5	b4	b3	b2	b1	b0
	SPRF	—	SPTEF	UDRF	PERF	MODF	IDLNF	OVRF
Value after reset:	0	0	1	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OVRF	Overrun Error Flag	0: No overrun error occurs 1: An overrun error occurs	R/(W) *1
b1	IDLNF	Idle Flag	0: RSPIC is in the idle state 1: RSPIC is in the transfer state	R
b2	MODF	Mode Fault Error Flag	0: Neither a mode fault error nor an underrun error occurs 1: A mode fault error or an underrun error occurs	R/(W) *1
b3	PERF	Parity Error Flag	0: No parity error occurs 1: A parity error occurs	R/(W) *1
b4	UDRF	Underrun Error Flag	This flag is used with the MODF flag to check the state in terms of mode fault errors and underrun errors. b4 b2 0 0: Neither a mode fault error nor an underrun error occurs 0 1: A mode fault error occurs 1 1: An underrun error occurs	R/(W) *1, *2
b5	SPTEF	Transmit Buffer Empty Flag	0: Transmit buffer has valid data 1: Transmit buffer has no valid data	R*3
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	SPRF	Receive Buffer Full Flag	0: Receive buffer has no valid data 1: Receive buffer has valid data	R*3

Note 1. Only 0 can be written to clear the flag after reading 1.

Note 2. Clear the MODF and UDRF flags at the same time.

Note 3. The write value should be 1.

OVRF Flag (Overrun Error Flag)

The OVRF flag indicates the occurrence of an overrun error. In master mode (when the SPCR.MSTR bit is 1) and when the RSPCK clock auto-stop function is enabled (the SPCR2.SCKASE bit is 1), an overrun error does not occur; accordingly this flag does not become 1. For details, refer to section 35.3.9.1, Overrun Error.

[Setting condition]

- When the next data reception ends while the SPCR.TXMD bit is 0 and the receive buffer is full.

[Clearing condition]

- When the SPSR register is read while the OVRF flag is 1, and then 0 is written to the OVRF flag.

IDLNF Flag (Idle Flag)

The IDLNF flag indicates the transfer status of the RSPI.

[Setting condition]

Master mode

- When both of the conditions in master mode under the [Clearing condition] below are not satisfied.

Slave mode

- When the SPCR.SPE bit is set to 1 (enables the RSPI function).

[Clearing condition]

Master mode

- When the SPCR.SPE bit is set to 0 (disables the RSPI function)
- When all of the following conditions are satisfied.
 1. The transmit buffer is empty (the SPTEF flag is 1)
 2. The SPSSR.SPCP[2:0] bits are 000b
 3. The transmission of the last bit has been completed and the time specified by the SSLND.SLNDL[2:0] and SPND.SPNDL[2:0] bits has elapsed

Slave mode

- When the SPCR.SPE bit is set to 0 (disables the RSPI function).

MODF Flag (Mode Fault Error Flag)

Indicates the occurrence of a mode fault error or an underrun error. The UDRF flag indicates whether the error is a mode fault error or an underrun error.

[Setting condition]

Multi-master mode

- When the input level of the SSLAi pin changes to the active level while the SPCR.MSTR bit is 1 (master mode) and the SPCR.MODFEN bit is 1 (mode fault error detection is enabled), the RSPI detects a mode fault error.

Slave mode

- When the SSLAi pin is negated before the RSPCK cycle necessary for data transfer ends while the SPCR.MSTR bit is 0 (slave mode) and the SPCR.MODFEN bit is 1 (mode fault error detection is enabled), the RSPI detects a mode fault error.
- When the serial transfer starts while the SPCR.SPE bit is 1 (enables the RSPI function) and the transmit data are not ready for output, the RSPI detects an underrun error.

The active level of the SSLAi signal is determined by the SSLP.SSLiP bit (SSLi signal polarity setting bit).

[Clearing condition]

- When the SPSR register is read while the MODF flag is 1, and then 0 is written to the MODF flag.

PERF Flag (Parity Error Flag)

Indicates the occurrence of a parity error.

[Setting condition]

- When a data reception ends while the SPCR.TXMD bit is 0 and the SPCR2.SPPE bit is 1, the RSPI detects a parity error.

[Clearing condition]

- When the SPSR register is read while the PERF flag is 1, and then 0 is written to the PERF flag.

UDRF Flag (Underrun Error Flag)

Indicates the occurrence of an underrun error. When this flag becomes 1, the MODF flag becomes 1 too. When the MODF flag is 1 and this flag is 0, the error is a mode fault error.

[Setting condition]

- When the serial transfer starts while the SPCR.MSTR bit is 0 (slave mode), the SPCR.SPE bit is 1 (enables the RSPI function), and the transmit data are not ready for output, the RSPI detects an underrun error

[Clearing condition]

- When 0 is written to the UDRF flag after reading the SPSR register while the UDRF flag is 1

SPTEF Flag (Transmit Buffer Empty Flag)

Indicates whether the transmit buffer (SPTX) in the RSPI data register has valid data.

[Setting condition]

- When the SPCR.SPE bit is set to 0 (disables the RSPI function).
- When the number of frames of transmit data specified by the SPDCR.SPFC[1:0] bits have been transferred from the transmit buffer to the shift register.

[Clearing condition]

- When the number of frames of transmit data specified by the SPDCR.SPFC[1:0] bits is written to the SPDR register.

The SPDR register can be set only when the SPTEF flag is 1. The data in the transmit buffer is not updated when the SPDR register is set while the SPTEF flag is 0.

SPRF Flag (Receive Buffer Full Flag)

Indicates whether the receive buffer (SPRX) in the RSPI data register has valid data.

[Setting condition]

- When the number of frames of receive data specified by the SPDCR.SPFC[1:0] bits is transferred from shift register to the receive buffer (SPRX) while the SPCR.TXMD bit is 0 (full duplex) and the SPRF flag is 0.
Note that the SPRF flag does not become 1 when the OVRF flag is 1.


[Clearing condition]

- When all of the received data are read from the SPDR register.

35.2.5 RSPI Data Register (SPDR)


- When accessing in longword size

Address(es): RSPI0.SPDR 000D 0104h




- When accessing in word size

Address(es): RSPI0.SPDR.H 000D 0104h



- When accessing in byte size

Address(es): RSPI0.SPDR.HH 000D 0104h



The SPDR register is the interface with the buffers that hold data for transmission and reception by the RSPI. When accessing in longwords (the SPLW bit is 1 and the SPBYT bit is 0), access the SPDR register in 32-bit units. When accessing in words (the SPLW bit is 0 and the SPBYT bit is 0), access the SPDR.H register in 16-bit units. When accessing in bytes (the SPBYT bit is 1), access the SPDR.HH register in 8-bit units. The transmit buffer (SPTX) and receive buffer (SPRX) are independent but are both mapped to the SPDR register. Figure 35.2 shows the Configuration of the SPDR Register.




Figure 35.2 Configuration of the SPDR Register

The transmit and receive buffers each have four stages. The number of stages to be used is selectable by the number of frames specification bits in the RSPI data control register (SPDCR.SPFC[1:0]). The eight stages of the buffer are all mapped to the single address of the SPDR register.

Data written to the SPDR register are written to a transmit-buffer stage (SPTX_n) (n = 0 to 3) and then transmitted from the buffer. The receive buffer holds received data on completion of reception. The receive buffer is not updated if an overrun is generated.

Furthermore, if the data length is other than 32 bits, bits not referred to in SPTX_n (n = 0 to 3) are stored in the corresponding bits in SPRX_n. For example, if the data length is 9 bits, received data are stored in the SPRX_n[8:0] bits and the SPTX_n[31:9] bits are stored in the SPRX_n[31:9] bits.

(1) Bus Interface

The SPDR register is the interface with 32-bit wide transmit and receive buffers, each of which has four stages, for a total of 32 bytes. In other words, the 32 bytes are mapped to the 4-byte address space for the SPDR register. Furthermore, the unit of access for the SPDR register is selected by the SPDCR.SPLW bit and the SPDCR.SPBYT bit.

Data for transmission should be flush with the LSB end of the register. Received data are stored flush with the LSB end. Operations involved in writing to and reading from the SPDR register are described below.

(a) Writing

Data written to the SPDR register are written to a transmit buffer (SPTX_n). This is not influenced by the value of the SPDCR.SPRDTD bit unlike when reading from the SPDR register.

The transmit buffer includes a transmit buffer write pointer which is automatically updated to indicate the next stage each time data are written to the SPDR register.

Figure 35.3 shows the configuration of the bus interface with the transmit buffer in the case of writing to the SPDR register.




Figure 35.3 Configuration of the SPDR Register (Writing)

The sequence for switching the transmit buffer write pointer differs with the setting of the number of frames specification bits in the RSPI data control register (SPDCR.SPFC[1:0]).

- Settings of the SPFC[1:0] bits and sequence of switching the pointer among SPTX0 to SPTX3.
 - When the SPFC[1:0] bits are 00b: SPTX0 → SPTX0 → SPTX0 → ...
 - When the SPFC[1:0] bits are 01b: SPTX0 → SPTX1 → SPTX0 → SPTX1 → ...
 - When the SPFC[1:0] bits are 10b: SPTX0 → SPTX1 → SPTX2 → SPTX0 → SPTX1 → ...
 - When the SPFC[1:0] bits are 11b: SPTX0 → SPTX1 → SPTX2 → SPTX3 → SPTX0 → SPTX1 → ...

When 1 is written to the RSPI function enable bit in the RSPI control register (SPCR.SPE) while the bit's current value is 0, SPTX0 will be the destination the next time writing proceeds.

When writing to the transmit buffer (SPTX_n) after generation of the transmit buffer empty interrupt (after the SPSR.SPTEF flag becomes 1), write the number of frames set by the number of frames specification bits (SPFC[1:0]) in the RSPI data control register (SPDCR). Even if the number of frames is written to the transmit buffer (SPTX_n), the value of the buffer is not updated after completion of the writing and before generation of the next transmit buffer empty interrupt (while the SPSR.SPTEF flag is 0).

(b) Reading

The SPDR register can be read to read the value of a receive buffer (SPRXn) or a transmit buffer (SPTXn). The setting of the RSPI receive/transmit data select bit in the RSPI data control register (SPDCR.SPRDTD) selects whether reading is of the receive or transmit buffer.

The sequence of reading the SPDR register is controlled by independent pointers, receive buffer read pointer and transmit buffer read pointer.

Figure 35.4 shows the configuration of the bus interface with the receive and transmit buffers in the case of reading from the SPDR register.




Figure 35.4 Configuration of the SPDR Register (Reading)

Reading the receive buffer switches the receive buffer read pointer to the next buffer automatically.


The sequence of switching the receive buffer read pointer is the same as that for the transmit buffer write pointer. However, when 1 is written to the RSPI function enable bit in the RSPI control register (SPCR.SPE) while the bit's current value is 0, SPRX0 will be indicated by the buffer read pointer the next time reading proceeds.

The transmit buffer read pointer is updated when writing to the SPDR register, and not updated when reading from the transmit buffer. When reading from the transmit buffer, the value most recently written to the SPDR register is read.

However, after generation of the transmit buffer empty interrupt, the values read from the transmit buffer are all 0 in the interval after completion of writing the number of frames of data specified in the number of frames specification bits (SPDCR.SPFC[1:0]) and before generation of the next buffer empty interrupt (while the SPSR.SPTEF flag is 0).

35.2.6 RSPI Sequence Control Register (SPSCR)

Address(es): RSPI0.SPSCR 000D 0108h



Bit	Symbol	Bit Name	Description	R/W																																				
b2 to b0	SPSLN[2:0]	RSPI Sequence Length Specification	<table border="0"> <tr> <td>b2</td> <td>b0</td> <td>Sequence Length</td> <td>Referenced SPCMD0 to SPCMD7 registers (No.)</td> </tr> <tr> <td>0 0 0:</td> <td>1</td> <td></td> <td>0→0→...</td> </tr> <tr> <td>0 0 1:</td> <td>2</td> <td></td> <td>0→1→0→...</td> </tr> <tr> <td>0 1 0:</td> <td>3</td> <td></td> <td>0→1→2→0→...</td> </tr> <tr> <td>0 1 1:</td> <td>4</td> <td></td> <td>0→1→2→3→0→...</td> </tr> <tr> <td>1 0 0:</td> <td>5</td> <td></td> <td>0→1→2→3→4→0→...</td> </tr> <tr> <td>1 0 1:</td> <td>6</td> <td></td> <td>0→1→2→3→4→5→0→...</td> </tr> <tr> <td>1 1 0:</td> <td>7</td> <td></td> <td>0→1→2→3→4→5→6→0→...</td> </tr> <tr> <td>1 1 1:</td> <td>8</td> <td></td> <td>0→1→2→3→4→5→6→7→0→...</td> </tr> </table> <p>The order in which the SPCMD0 to SPCMD7 registers are to be referenced is changed according to the sequence length that is set in these bits. The relationship among the setting of these bits, sequence length, and the SPCMD0 to SPCMD7 registers referenced by the RSPI is shown above. However, the RSPI in slave mode references the SPCMD0 register.</p>	b2	b0	Sequence Length	Referenced SPCMD0 to SPCMD7 registers (No.)	0 0 0:	1		0→0→...	0 0 1:	2		0→1→0→...	0 1 0:	3		0→1→2→0→...	0 1 1:	4		0→1→2→3→0→...	1 0 0:	5		0→1→2→3→4→0→...	1 0 1:	6		0→1→2→3→4→5→0→...	1 1 0:	7		0→1→2→3→4→5→6→0→...	1 1 1:	8		0→1→2→3→4→5→6→7→0→...	R/W
b2	b0	Sequence Length	Referenced SPCMD0 to SPCMD7 registers (No.)																																					
0 0 0:	1		0→0→...																																					
0 0 1:	2		0→1→0→...																																					
0 1 0:	3		0→1→2→0→...																																					
0 1 1:	4		0→1→2→3→0→...																																					
1 0 0:	5		0→1→2→3→4→0→...																																					
1 0 1:	6		0→1→2→3→4→5→0→...																																					
1 1 0:	7		0→1→2→3→4→5→6→0→...																																					
1 1 1:	8		0→1→2→3→4→5→6→7→0→...																																					
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W																																				

The SPSCR register sets the sequence length when the RSPI operates in master mode. When changing the SPSCR.SPSSLN[2:0] bits while both the SPCR.MSTR and SPCR.SPE bits are 1, the bits should be changed while the SPSR.IDLNF flag is 0.


SPSLN[2:0] Bits (RSPI Sequence Length Specification)

The SPSLN[2:0] bits specify a sequence length when the RSPI in master mode performs sequential operations. The RSPI in master mode changes the SPCMD0 to SPCMD7 registers to be referenced and the order in which they are referenced according to the sequence length that is set in the SPSLN[2:0] bits.

In slave mode, the SPCMD0 register is referred.

35.2.7 RSPI Sequence Status Register (SPSSR)

Address(es): RSPI0.SPSSR 000D 0109h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	SPCP[2:0]	RSPI Command Pointer	b2 b0 0 0 0: SPCMD0 0 0 1: SPCMD1 0 1 0: SPCMD2 0 1 1: SPCMD3 1 0 0: SPCMD4 1 0 1: SPCMD5 1 1 0: SPCMD6 1 1 1: SPCMD7	R
b3	—	Reserved	This bit is read as 0.	R
b6 to b4	SPECM[2:0]	RSPI Error Command	b6 b4 0 0 0: SPCMD0 0 0 1: SPCMD1 0 1 0: SPCMD2 0 1 1: SPCMD3 1 0 0: SPCMD4 1 0 1: SPCMD5 1 1 0: SPCMD6 1 1 1: SPCMD7	R
b7	—	Reserved	This bit is read as 0.	R

The SPSSR register indicates the sequence control status when the RSPI operates in master mode. Any writing to the SPSSR register is ignored.

SPCP[2:0] Bits (RSPI Command Pointer)

The SPCP[2:0] bits indicate the SPCMDm register that is currently pointed to by the pointer during sequence control by the RSPI.

For the RSPI's sequence control, refer to section 35.3.11.1, Master Mode Operation.


SPECM[2:0] Bits (RSPI Error Command)

The SPECM[2:0] bits indicate the SPCMDm register that is specified by the SPCP[2:0] bits when an error is detected during sequence control by the RSPI. The RSPI updates the SPECM[2:0] bits only when an error is detected. If both the SPSR.OVRF and SPSR.MODF flags are 0 and there is no error, the values of the SPECM[2:0] bits have no meaning.

For the RSPI's error detection function, refer to section 35.3.9, Error Detection. For the RSPI's sequence control, refer to section 35.3.11.1, Master Mode Operation.

35.2.8 RSPI Bit Rate Register (SPBR)

Address(es): RSPI0.SPBR 000D 010Ah



The SPBR register sets the bit rate in master mode. Do not change the SPBR register while both the SPCR.MSTR and SPCR.SPE bits are 1.

When the RSPI is used in slave mode, the bit rate depends on the bit rate of the input clock (bit rate satisfying the electrical characteristics should be used) regardless of the settings of the SPBR register and the SPCMDm.BRDV[1:0] bits (bit rate division setting bits).

The bit rate is determined by combinations of the SPBR register setting and the SPCMDm.BRDV[1:0] bit setting. The equation for calculating the bit rate is given below. In the equation, n denotes the SPBR register setting (0, 1, 2, ..., 255), and N denotes the BRDV[1:0] bit setting (0, 1, 2, 3).

$$\text{Bit rate} = \frac{f(\text{PCLK})}{2 \times (n + 1) \times 2^N}$$

Table 35.3 lists examples of the relationship among the SPBR register settings, the BRDV[1:0] bit settings, and bit rates.


Use the bit rate that meets electrical characteristics based on the AC specifications of the target device.

Table 35.3 Relationship among SPBR Settings, BRDV[1:0] Settings, and Bit Rates

SPBR (n)	BRDV[1:0] Bits (N)	Division Ratio	Bit Rate							
			PCLK = 32 MHz	PCLK = 36 MHz	PCLK = 40 MHz	PCLK = 50 MHz	PCLK = 60 MHz	PCLK = 80 MHz	PCLK = 100 MHz	PCLK = 120 MHz
0	0	2	16.0 Mbps	18.0 Mbps	20.0 Mbps	25.0 Mbps	30.0 Mbps	40.0 Mbps	—	—
1	0	4	8.00 Mbps	9.00 Mbps	10.0 Mbps	12.5 Mbps	15.0 Mbps	20.0 Mbps	25.0 Mbps	30.0 Mbps
2	0	6	5.33 Mbps	6.00 Mbps	6.67 Mbps	8.33 Mbps	10.0 Mbps	13.3 Mbps	16.7 Mbps	20.0 Mbps
3	0	8	4.00 Mbps	4.50 Mbps	5.00 Mbps	6.25 Mbps	7.50 Mbps	10.0 Mbps	12.5 Mbps	15.0 Mbps
4	0	10	3.20 Mbps	3.60 Mbps	4.00 Mbps	5.00 Mbps	6.00 Mbps	8.00 Mbps	10.0 Mbps	12.0 Mbps
5	0	12	2.67 Mbps	3.00 Mbps	3.33 Mbps	4.16 Mbps	5.00 Mbps	6.67 Mbps	8.33 Mbps	10.0 Mbps
5	1	24	1.33 Mbps	1.50 Mbps	1.67 Mbps	2.08 Mbps	2.50 Mbps	3.33 Mbps	4.17 Mbps	5.00 Mbps
5	2	48	667 kbps	750 kbps	833 kbps	1.04 Mbps	1.25 Mbps	1.67 Mbps	2.08 Mbps	2.50 Mbps
5	3	96	333 kbps	375 kbps	417 kbps	521 kbps	625 kbps	833 kbps	1.04 Mbps	1.25 Mbps
255	3	4096	7.81 kbps	8.80 kbps	9.78 kbps	12.2 kbps	14.6 kbps	19.5 kbps	24.4 kbps	29.3 kbps

35.2.9 RSPI Data Control Register (SPDCR)

Address(es): RSPI0.SPDCR 000D 010Bh



Bit	Symbol	Bit Name	Description	R/W
b1, b0	SPFC[1:0]	Number of Frames Specification	b1 b0 0 0: 1 frame 0 1: 2 frames 1 0: 3 frames 1 1: 4 frames	R/W
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	SPRDTD	RSPI Receive/Transmit Data Select	0: The SPDR values are read from the receive buffer 1: The SPDR values are read from the transmit buffer (but only if the transmit buffer is empty)	R/W
b5	SPLW	RSPI Longword Access/ Word Access Specification*1	0: The SPDR register is accessed in words 1: The SPDR register is accessed in longwords	R/W
b6	SPBYT	RSPI Byte Access Specification	0: The SPDR register is accessed in words or longwords (the SPLW bit is enabled) 1: The SPDR register is accessed in bytes (the SPLW bit is disabled)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Note 1. Set the SPBYT bit to 0, when accessing the SPDR register in words or longwords.

Up to four frames can be transmitted or received in one round of transmission or reception activation. The amount of data in each transfer is controlled by the combination of the SPCMDm.SPB[3:0] bits, the SPSCR.SPSSLN[2:0] bits, and the SPDCR.SPFC[1:0] bits.

When changing the SPDCR.SPFC[1:0] bits while the SPCR.SPE bit is 1, the bits should be changed while the SPSR.IDLNF flag is 0.

SPFC[1:0] Bits (Number of Frames Specification)

The SPFC[1:0] bits specify the number of frames that can be stored in the SPDR register (per transfer activation). Up to four frames can be transmitted or received in one round of transmission or reception, and the amount of data is determined by the combination of the SPSCR.SPSSLN[2:0] bits, and the SPDCR.SPFC[1:0] bits. Furthermore, the setting of the SPFC[1:0] bits adjusts the number of frames for generation of receive buffer full interrupt, and start of transmission or generation of transmit buffer empty interrupts.

When the number of frames of transmit data specified by SPFC[1:0] bits is written to the SPDR register, the SPSR.SPTEF flag becomes 0 and transmission starts. Then, when the specified number of frames of transmit data has been transferred to the shift register, the SPTEF flag becomes 1 and the RSPI transmit buffer empty interrupt is generated.

When the number of frames specified by the SPFC[1:0] bits are received, the SPSR.SPRF flag becomes 1 and the receive buffer full interrupt is generated.

Table 35.4 lists the frame configurations that can be stored in the SPDR register and examples of combinations of settings for transmission and reception. Do not select the combinations of settings other than those shown in the examples.

Table 35.4 Settable Combinations of SPSLN[2:0] Bits and SPFC[1:0] Bits

Setting	SPSLN[2:0]	SPFC[1:0]	Number of Frames in a Single Sequence	Number of Frames at which Transmit Buffer or Receive Buffer Status Becomes “Has Valid Data”
1-1	000b	00b	1	1
1-2	000b	01b	2	2
1-3	000b	10b	3	3
1-4	000b	11b	4	4
2-1	001b	01b	2	2
2-2	001b	11b	4	4
3	010b	10b	3	3
4	011b	11b	4	4
5	100b	00b	5	1
6	101b	00b	6	1
7	110b	00b	7	1
8	111b	00b	8	1

SPRDTD Bit (RSPI Receive/Transmit Data Select)

The SPRDTD bit selects whether the SPDR register reads values from the receive buffer or from the transmit buffer. If reading is from the transmit buffer, the value written to the SPDR register immediately beforehand is read.

When reading the transmit buffer, do so before writing of the number of frames set in the SPFC[1:0] bits is finished and after generation of the transmit buffer empty interrupt (While the SPSR.SPTEF flag is 1).

For details, refer to section 35.2.5, RSPI Data Register (SPDR).

SPLW Bit (RSPI Longword Access/Word Access Specification)

The SPLW bit specifies the access width for the SPDR register. This bit setting is enabled when the SPBYT bit is 0. Access to the SPDR register in words when the SPLW bit is 0 and in longwords when the SPLW bit is 1.

Also, when the SPLW bit is 0, set the SPCMDm.SPB[3:0] bits (RSPI data length setting bits) to 8 to 16 bits. Do not select 20, 24, or 32 bits.


SPBYT Bit (RSPI Byte Access Specification)

The SPBYT bit specifies the access width for the SPDR register. Access to the SPDR register according to the SPLW bit setting when the SPBYT bit is 0. Access to the SPDR register in bytes when the SPBYT bit is 1.

When the SPBYT bit is 1, set the SPCMDm.SPB[3:0] bits (RSPI data length setting bits) to 8 bits. Do not select 9 to 16, 20,24, or 32 bits.

35.2.10 RSPI Clock Delay Register (SPCKD)

Address(es): RSPI0.SPCKD 000D 010Ch



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	SCKDL[2:0]	RSPCK Delay Setting	b2 b0 0 0 0: 1 RSPCK 0 0 1: 2 RSPCK 0 1 0: 3 RSPCK 0 1 1: 4 RSPCK 1 0 0: 5 RSPCK 1 0 1: 6 RSPCK 1 1 0: 7 RSPCK 1 1 1: 8 RSPCK	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The SPCKD register sets a period from the beginning of SSLAi signal assertion to RSPCK oscillation (RSPCK delay) when the SPCMDm.SCKDEN bit is 1. Do not change the SPCKD register while both the SPCR.MSTR and SPCR.SPE bits are 1.


SCKDL[2:0] Bits (RSPCK Delay Setting)

The SCKDL[2:0] bits set an RSPCK delay value when the SPCMDm.SCKDEN bit is 1.

When using the RSPI in slave mode, set the SCKDL[2:0] bits to 000b.

35.2.11 RSPI Slave Select Negation Delay Register (SSLND)

Address(es): RSPI0.SSLND 000D 010Dh



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	SLNDL[2:0]	SSL Negation Delay Setting	b2 b0 0 0 0: 1 RSPCK 0 0 1: 2 RSPCK 0 1 0: 3 RSPCK 0 1 1: 4 RSPCK 1 0 0: 5 RSPCK 1 0 1: 6 RSPCK 1 1 0: 7 RSPCK 1 1 1: 8 RSPCK	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W


The SSLND register sets a period (SSL negation delay) from the transmission of a final RSPCK edge to the negation of the SSLAi signal during a serial transfer by the RSPI in master mode. Do not change the SSLND register while both the SPCR.MSTR and SPCR.SPE bits are 1.

SLNDL[2:0] Bits (SSL Negation Delay Setting)

The SLNDL[2:0] bits set an SSL negation delay value when the SPCMDm.SLNDEN bit is 1. When using the RSPI in slave mode, set the SLNDL[2:0] bits to 000b.

35.2.12 RSPI Next-Access Delay Register (SPND)

Address(es): RSPI0.SPND 000D 010Eh



Bit	Symbol	Bit Name	Description	R/W																											
b2 to b0	SPNDL[2:0]	RSPI Next-Access Delay Setting	<table border="0"> <tr> <td>b2</td> <td>b0</td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>1 RSPCK + 2 PCLK</td> </tr> <tr> <td>0</td> <td>0</td> <td>2 RSPCK + 2 PCLK</td> </tr> <tr> <td>0</td> <td>1</td> <td>3 RSPCK + 2 PCLK</td> </tr> <tr> <td>0</td> <td>1</td> <td>4 RSPCK + 2 PCLK</td> </tr> <tr> <td>1</td> <td>0</td> <td>5 RSPCK + 2 PCLK</td> </tr> <tr> <td>1</td> <td>0</td> <td>6 RSPCK + 2 PCLK</td> </tr> <tr> <td>1</td> <td>1</td> <td>7 RSPCK + 2 PCLK</td> </tr> <tr> <td>1</td> <td>1</td> <td>8 RSPCK + 2 PCLK</td> </tr> </table>	b2	b0		0	0	1 RSPCK + 2 PCLK	0	0	2 RSPCK + 2 PCLK	0	1	3 RSPCK + 2 PCLK	0	1	4 RSPCK + 2 PCLK	1	0	5 RSPCK + 2 PCLK	1	0	6 RSPCK + 2 PCLK	1	1	7 RSPCK + 2 PCLK	1	1	8 RSPCK + 2 PCLK	R/W
b2	b0																														
0	0	1 RSPCK + 2 PCLK																													
0	0	2 RSPCK + 2 PCLK																													
0	1	3 RSPCK + 2 PCLK																													
0	1	4 RSPCK + 2 PCLK																													
1	0	5 RSPCK + 2 PCLK																													
1	0	6 RSPCK + 2 PCLK																													
1	1	7 RSPCK + 2 PCLK																													
1	1	8 RSPCK + 2 PCLK																													
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W																											

SPND sets a non-active period (next-access delay) of the SSLAi signal after termination of a serial transfer when the SPCMDm.SPNDEN bit is 1. Do not change the SPND register while both the SPCR.MSTR and SPCR.SPE bits are 1.

SPNDL[2:0] Bits (RSPI Next-Access Delay Setting)

The SPNDL[2:0] bits set a next-access delay when the SPCMDm.SPNDEN bit is 1. When using the RSPI in slave mode, set the SPNDL[2:0] bits to 000b.

35.2.13 RSPI Control Register 2 (SPCR2)

Address(es): RSPI0.SPCR2 000D 010Fh

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	SCKAS E	PTE	SPIIE	SPOE	SPPE
0	0	0	0	0	0	0	0

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b0	SPPE	Parity Enable*1	0: Does not add the parity bit to transmit data and does not check the parity bit of receive data 1: Adds the parity bit to transmit data and checks the parity bit of receive data	R/W
b1	SPOE	Parity Mode*1	0: Selects even parity for use in transmission and reception 1: Selects odd parity for use in transmission and reception	R/W
b2	SPIIE	Idle Interrupt Enable	0: Disables the generation of idle interrupt requests 1: Enables the generation of idle interrupt requests	R/W
b3	PTE	Parity Self-Diagnosis	0: Disables the self-diagnosis function of the parity circuit 1: Enables the self-diagnosis function of the parity circuit	R/W
b4	SCKASE	RSPCK Auto-Stop Function Enable*1	0: Disables the RSPCK auto-stop function 1: Enables the RSPCK auto-stop function	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Do not change the SPPE, SPOE, and SCKASE bits while the SPCR.SPE bit is 1.

SPPE Bit (Parity Enable)

The SPPE bit enables or disables the parity function.

SPOE Bit (Parity Mode)

The SPOE bit specifies odd or even parity.

When even parity is set, parity bit addition is performed so that the total number of 1-bits in the transmit/receive character plus the parity bit is even. Similarly, when odd parity is set, parity bit addition is performed so that the total number of 1-bits in the transmit/receive character plus the parity bit is odd.

The SPOE bit is valid only when the SPPE bit is 1.

SPIIE Bit (Idle Interrupt Enable)

The SPIIE bit enables or disables the generation of idle interrupt requests when the RSPI being in the idle state is detected and the SPSR.IDLNF flag is set to 0.

PTE Bit (Parity Self-Diagnosis)

The PTE bit enables the self-diagnosis function of the parity circuit in order to check whether the parity function is operating correctly.

SCKASE Bit (RSPCK Auto-Stop Function Enable)

The SCKASE bit enables or disables the RSPCK auto-stop function. When this function is enabled, the RSPCK clock is stopped before an overrun error occurs when data is received in master mode. For details, refer to section 35.3.9.1, Overrun Error.

35.2.14 RSPI Command Register m (SPCMDm) (m = 0 to 7)

Address(es): RSPIC0.SPCMD0 000D 0110h, RSPIC0.SPCMD1 000D 0112h, RSPIC0.SPCMD2 000D 0114h,
RSPIC0.SPCMD3 000D 0116h, RSPIC0.SPCMD4 000D 0118h, RSPIC0.SPCMD5 000D 011Ah,
RSPIC0.SPCMD6 000D 011Ch, RSPIC0.SPCMD7 000D 011Eh

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
SCKDEN	SLNDEN	SPNDEN	LSBF		SPB[3:0]		SSLKP		SSLA[2:0]		BRDV[1:0]		CPOL	CPHA	
0	0	0	0	0	1	1	1	0	0	0	0	1	1	0	1

Value after reset:

Bit	Symbol	Bit Name	Description	R/W
b0	CPHA	RSPCK Phase Setting	0: Data sampling on odd edge, data variation on even edge 1: Data variation on odd edge, data sampling on even edge	R/W
b1	CPOL	RSPCK Polarity Setting	0: RSPCK is low when idle 1: RSPCK is high when idle	R/W
b3, b2	BRDV[1:0]	Bit Rate Division Setting	b3 b2 0 0: These bits select the base bit rate 0 1: These bits select the base bit rate divided by 2 1 0: These bits select the base bit rate divided by 4 1 1: These bits select the base bit rate divided by 8	R/W
b6 to b4	SSLA[2:0]	SSL Signal Assertion Setting	b6 b4 0 0 0: SSL0 0 0 1: SSL1 0 1 0: SSL2 0 1 1: SSL3 1 x x: Setting prohibited	R/W
b7	SSLKP	SSL Signal Level Keeping	0: Negates all SSL signals upon completion of transfer 1: Keeps the SSL signal level from the end of transfer until the beginning of the next access (burst transfer)	R/W
b11 to b8	SPB[3:0]	RSPI Data Length Setting	b11 b8 0100 to 0111: 8 bits 1 0 0 0: 9 bits 1 0 0 1: 10 bits 1 0 1 0: 11 bits 1 0 1 1: 12 bits 1 1 0 0: 13 bits 1 1 0 1: 14 bits 1 1 1 0: 15 bits 1 1 1 1: 16 bits 0 0 0 0: 20 bits 0 0 0 1: 24 bits 0010, 0011: 32 bits	R/W
b12	LSBF	RSPI LSB First	0: MSB first 1: LSB first	R/W
b13	SPNDEN	RSPI Next-Access Delay Enable	0: A next-access delay of 1 RSPCK + 2 PCLK 1: A next-access delay is equal to the setting of the RSPI next-access delay register (SPND)	R/W
b14	SLNDEN	SSL Negation Delay Setting Enable	0: An SSL negation delay of 1 RSPCK 1: An SSL negation delay is equal to the setting of the RSPI slave select negation delay register (SSLND)	R/W
b15	SCKDEN	RSPCK Delay Setting Enable	0: An RSPCK delay of 1 RSPCK 1: An RSPCK delay is equal to the setting of the RSPI clock delay register (SPCKD)	R/W

x: Don't care

The SPCMDm register is used to set a transfer format for the RSPI in master mode. Each channel has eight RSPI command registers (SPCMD0 to SPCMD7). Some of the bits in the SPCMD0 register is used to set a transfer mode for the RSPI in slave mode. The RSPI in master mode sequentially references the SPCMDm register according to the settings in the SPSCR.SPSSLN[2:0] bits, and executes the serial transfer that is set in the referenced SPCMDm register. SPCMDm register should be set while the transmit buffer is empty (data for the next transfer is not set) and before setting of the data that is to be transmitted when that SPCMDm register is referenced.

An SPCMDm register that is referenced by the RSPI in master mode can be checked by means of the SPSSR.SPCP[2:0] bits. Do not change the SPCMDm register while the SPSCR.MSTR bit is 0 and the SPSCR.SPE bit is 1.

CPHA Bit (RSPCK Phase Setting)

The CPHA bit sets an RSPCK phase of the RSPI in master mode or slave mode. Data communications between RSPI modules require the same RSPCK phase setting between the modules.

CPOL Bit (RSPCK Polarity Setting)

The CPOL bit sets an RSPCK polarity of the RSPI in master mode or slave mode. Data communications between RSPI modules require the same RSPCK polarity setting between the modules.

BRDV[1:0] Bits (Bit Rate Division Setting)

The BRDV[1:0] bits are used to determine the bit rate. A bit rate is determined by combinations of the settings in the BRDV[1:0] bits and the SPBR register (refer to section 35.2.8, RSPI Bit Rate Register (SPBR)). The settings in the SPBR register determine the base bit rate. The settings in the BRDV[1:0] bits are used to select a bit rate which is obtained by dividing the base bit rate by 1, 2, 4, or 8. In the SPCMDm register, different BRDV[1:0] bit settings can be specified. This enables execution of serial transfers at a different bit rate for each command.

SSLA[2:0] Bits (SSL Signal Assertion Setting)

The SSLA[2:0] bits control the SSLAi signal assertion when the RSPI performs serial transfers in master mode.

Setting the SSLA[2:0] bits controls the assertion for the SSLAi signal. When an SSLAi signal is asserted, its polarity is determined by the set value in the corresponding SSLP. When the SSLA[2:0] bits are set to 000b in multi-master mode, serial transfers are performed with all the SSL signals in the negated state (as the SSLA0 pin acts as input).

When using the RSPI in slave mode, set the SSLA[2:0] bits to 000b.

SSLKP Bit (SSL Signal Level Keeping)

When the RSPI in master mode performs a serial transfer, the SSLKP bit specifies whether the SSLAi signal level for the current command is to be kept or negated between the SSL negation timing associated with the current command and the SSL assertion timing associated with the next command.

Setting the SSLKP bit to 1 enables a burst transfer. For details, refer to section 35.3.11.1, Master Mode Operation (4) Burst Transfer.

When using the RSPI in slave mode, the SSLKP bit should be set to 0.

SPB[3:0] Bits (RSPI Data Length Setting)

The SPB[3:0] bits set a transfer data length for the RSPI in master mode or slave mode. When the SPDCR.SPBYT is 1, set the SPB[3:0] bits to 0100b (8 bits). When the SPBYT bit is 0 and the SPDCR.SPLW bit is 0, set the SPB[3:0] bits to 0100b (8 bits) to 1111b (16 bits).

LSBF Bit (RSPI LSB First)

The LSBF bit sets the data format of the RSPI in master mode or slave mode to MSB first or LSB first.

SPNDEN Bit (RSPI Next-Access Delay Enable)

The SPNDEN bit sets the period from the time the RSPI in master mode terminates a serial transfer and sets the SSLAi signal inactive until the RSPI enables the SSLAi signal assertion for the next access (next-access delay). If the SPNDEN bit is 0, the RSPI sets the next-access delay to $1 \text{ RSPCK} + 2 \text{ PCLK}$. If the SPNDEN bit is 1, the RSPI inserts a next-access delay in compliance with the SPND setting.

When using the RSPI in slave mode, the SPNDEN bit should be set to 0.

SLNDEN Bit (SSL Negation Delay Setting Enable)

The SLNDEN bit sets the period from the time the RSPI in master mode stops RSPCK oscillation until the RSPI sets the SSLAi signal inactive (SSL negation delay). If the SLNDEN bit is 0, the RSPI sets the SSL negation delay to 1 RSPCK . If the SLNDEN bit is 1, the RSPI negates the SSL signal at an SSL negation delay in compliance with the SSLND setting.

When using the RSPI in slave mode, the SLNDEN bit should be set to 0.


SCKDEN Bit (RSPCK Delay Setting Enable)

The SCKDEN bit sets the period from the point when the RSPI in master mode activates the SSLAi signal until the RSPCK starts oscillation (RSPI clock delay). If the SCKDEN bit is 0, the RSPI sets the RSPCK delay to 1 RSPCK . If the SCKDEN bit is 1, the RSPI starts the oscillation of RSPCK at an RSPCK delay in compliance with the SPCKD setting.

When using the RSPI in slave mode, the SCKDEN bit should be set to 0.

35.2.15 RSPI Data Control Register 2 (SPDCR2)

Address(es): RSPI0.SPDCR2 000D 0120h



Bit	Symbol	Bit Name	Description	R/W
b0	BYSW	Byte Swap	0: Byte swapping of SPDR data disabled 1: Byte swapping of SPDR data enabled	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register is used to enable or disable byte swapping of transmit and receive data. The SPCR.SPE bit should be 0 when rewriting this register.

BYSW Bit (Byte Swap)

On transmit, this bit specifies that data bytes written in the SPDR register will be swapped before being transmitted. On receive, this bit specifies that received bytes will be swapped before the data is transferred to the SPDR register. This bit setting is enabled when the SPDCR.SPBYT bit is 0.

When using byte swap, set the SPCMD.SPB[3:0] bits to 1111b (16 bits), 0010b (32 bits), or 0011b (32 bits). Also, set the SPCR2.SPPE bit to 0 (parity bit not added). For details, refer to sections 35.3.4.3 Byte Swap Transmission and 35.3.4.4 Byte Swap Reception.

35.3 Operation

In this section, the serial transfer period means a period from the beginning of driving valid data to the fetching of the final valid data.

35.3.1 Overview of RSPI Operations

The RSPI is capable of synchronous serial transfers in slave mode (SPI operation), single-master mode (SPI operation), multi-master mode (SPI operation), slave mode (clock synchronous operation), and master mode (clock synchronous operation). A particular mode of the RSPI can be selected by using the MSTR, MODFEN, and SPMS bits in SPCR.

Table 35.5 lists the relationship between RSPI modes and SPCR settings, and a description of each mode.

Table 35.5 Relationship between RSPI Modes and SPCR Settings and Description of Each Mode

Mode	SPI Operation			Clock Synchronous Operation	
	Slave	Single-Master	Multi-Master	Slave	Master
MSTR bit setting	0	1	1	0	1
MODFEN bit setting	0 or 1	0	1	0	0
SPMS bit setting	0	0	0	1	1
RSPCKA signal	Input	Output	Output/Hi-Z*1	Input	Output
MOSIA signal	Input	Output	Output/Hi-Z*1	Input	Output
MISOA signal	Output/Hi-Z*2	Input	Input	Output	Input
SSLA0 signal	Input	Output	Input	Hi-Z*3	Hi-Z*3
SSLA1 to SSLA3 signals	Hi-Z*3	Output	Output/Hi-Z*1	Hi-Z*3	Hi-Z*3
SSL polarity change function	Supported	Supported	Supported	—	—
Transfer rate	Up to PCLK/4	Up to PCLK/2	Up to PCLK/2	Up to PCLK/4	Up to PCLK/2
Clock source	RSPCK input	On-chip baud rate generator	On-chip baud rate generator	RSPCK input	On-chip baud rate generator
Clock polarity	Two				
Clock phase	Two	Two	Two	One (CPHA = 1)	Two
First transfer bit	MSB/LSB				
Transfer data length	8 to 16, 20, 24, 32 bits				
Burst transfer	Possible (CPHA = 1)	Possible (CPHA = 0,1)	Possible (CPHA = 0,1)	—	—
RSPCK delay control	Not supported	Supported	Supported	Not supported	Supported
SSL negation delay control	Not supported	Supported	Supported	Not supported	Supported
Next-access delay control	Not supported	Supported	Supported	Not supported	Supported
Transfer activation method	SSL input active or RSPCK oscillation	Transmit buffer is written to when a transmit buffer empty interrupt request is generated or the SPTEF flag is 1	Transmit buffer is written to when a transmit buffer empty interrupt request is generated or the SPTEF flag is 1	RSPCK oscillation	Transmit buffer is written to when a transmit buffer empty interrupt request is generated or the SPTEF flag is 1
Sequence control	Not supported	Supported	Supported	Not supported	Supported
Transmit buffer empty detection	Supported				
Receive buffer full detection	Supported*4				
Overrun error detection	Supported*4	Supported*4, *6	Supported*4, *6	Supported*4	Supported*4, *6
Underrun error detection	Supported	Not supported	Not supported	Supported	Not supported
Parity error detection	Supported*4, *5				
Mode fault error detection	Supported (MODFEN = 1)	Not supported	Supported	Not supported	Not supported

Note 1. When SSLA0 is asserted by another master device, the pin becomes Hi-Z.

Note 2. When SSLA0 is negated or the SPCR.SPE bit is 0, the pin becomes Hi-Z.

Note 3. This function is not supported in this mode.

Note 4. When the SPCR.TXMD bit is 1, the detections of receiver buffer full, overrun error, and parity error are not performed.

Note 5. When the SPCR2.SPPE bit is 0, the detection of parity error is not performed.

Note 6. When the SPCR2.SCKASE bit is 1, the detection of overrun error is not performed.

35.3.2 Controlling RSPI Pins

The RSPI in single-master mode (SPI operation) or multi-master mode (SPI operation) determines MOSI signal values during the SSL negation period (including the SSL retention period during a burst transfer) according to MOIFE and MOIFV bit settings in SPPCR, as listed in Table 35.6.

Table 35.6 MOSI Signal Value Determination during SSL Negation Period

MOIFE Bit	MOIFV Bit	MOSIA Signal Value during SSL Negation Period
0	0, 1	Final data from previous transfer
1	0	Low
1	1	High

35.3.3 RSPIC System Configuration Examples

35.3.3.1 Single Master/Single Slave (with This MCU Acting as Master)

Figure 35.5 shows a single-master/single-slave RSPIC system configuration example when this MCU is used as a master. In the single-master/single-slave configuration, the SSLA0 to SSLA3 output of this MCU (master) are not used. The SSL input of the SPI slave is fixed to the low level, and the SPI slave is maintained in a select state.*1

This MCU (master) drives the RSPCKA and MOSIA. The SPI slave drives the MISO.

Note 1. In the transfer format corresponding to the case where the SPCMDm.CPHA bit is 0, there are slave devices for which the SSL signal cannot be fixed to the active level. In situations where the SSL signal cannot be fixed, the SSLAi output of this MCU should be connected to the SSL input of the slave device.




Figure 35.5 Single-Master/Single-Slave Configuration Example (This MCU = Master)

35.3.3.2 Single Master/Single Slave (with This MCU Acting as Slave)

Figure 35.6 shows a single-master/single-slave RSPIC system configuration example when this MCU is used as a slave. When this MCU is to operate as a slave, the SSLA0 pin is used as SSL input. The SPI master drives the RSPCK and MOSI. This MCU (slave) drives the MISOA.*1

In the single-slave configuration in which the SPCMDm.CPHA bit is set to 1, the SSLA0 input of this MCU (slave) is fixed to the low level, this MCU (slave) is maintained in a select state, and in this manner it is possible to execute serial transfer (Figure 35.7).

Note 1. When SSLA0 is at the non-active level, the pin state is Hi-Z.




Figure 35.6 Single-Master/Single-Slave Configuration Example (This MCU = Slave, CPHA = 0)




Figure 35.7 Single-Master/Single-Slave Configuration Example (This MCU = Slave, CPHA = 1)

35.3.3.3 Single Master/Multi-Slave (with This MCU Acting as Master)

Figure 35.8 shows a single-master/multi-slave RSPI system configuration example when this MCU is used as a master. In the example of Figure 35.8, the RSPI system is comprised of this MCU (master) and four slaves (SPI slave 0 to SPI slave 3).

The RSPCKA and MOSIA outputs of this MCU (master) are connected to the RSPCK and MOSI inputs of SPI slave 0 to SPI slave 3. The MISO outputs of SPI slave 0 to SPI slave 3 are all connected to the MISOA input of this MCU (master). SSLA0 to SSLA3 outputs of this MCU (master) are connected to the SSL inputs of SPI slave 0 to SPI slave 3, respectively.

This MCU (master) drives RSPCKA, MOSIA, and SSLA0 to SSLA3. Of the SPI slave 0 to SPI slave 3, the slave that receives low-level input into the SSL input drives MISO.




Figure 35.8 Single-Master/Multi-Slave Configuration Example (This MCU = Master)

35.3.3.4 Single Master/Multi-Slave (with This MCU Acting as Slave)

Figure 35.9 shows a single-master/multi-slave RSPI system configuration example when this MCU is used as a slave. In the example of Figure 35.9, the RSPI system is comprised of an SPI master and two MCUs (slave X and slave Y).

The SPCK and MOSI outputs of the SPI master are connected to the RSPCKA and MOSIA inputs of the MCUs (slave X and slave Y). The MISOA outputs of the MCUs (slave X and slave Y) are all connected to the MISO input of the SPI master. SSLX and SSLY outputs of the SPI master are connected to the SSLA0 inputs of the MCUs (slave X and slave Y), respectively.

The SPI master drives SPCK, MOSI, SSLX, and SSLY. Of the MCUs (slave X and slave Y), the slave that receives low-level input into the SSLA0 input drives MISOA.




Figure 35.9 Single-Master/Multi-Slave Configuration Example (This MCU = Slave)

35.3.3.5 Multi-Master/Multi-Slave (with This MCU Acting as Master)

Figure 35.10 shows a multi-master/multi-slave RSPI system configuration example when this MCU is used as a master. In the example of Figure 35.10, the RSPI system is comprised of two MCUs (master X and master Y) and two SPI slaves (SPI slave 1 and SPI slave 2).

The RSPCKA and MOSIA outputs of the MCUs (master X and master Y) are connected to the RSPCK and MOSI inputs of SPI slaves 1 and 2. The MISO outputs of SPI slaves 1 and 2 are connected to the MISOA inputs of the MCUs (master X and master Y). Any generic port Y output from this MCU (master X) is connected to the SSLA0 input of this MCU (master Y). Any generic port X output of this MCU (master Y) is connected to the SSLA0 input of this MCU (master X). The SSLA1 and SSLA2 outputs of the MCUs (master X and master Y) are connected to the SSL inputs of the SPI slaves 1 and 2. In this configuration example, since the system can be comprised solely of SSLA0 input, and SSLA1 and SSLA2 outputs for slave connections, the SSLA3 output of this MCU is not required.

This MCU drives RSPCKA, MOSIA, SSLA1, and SSLA2 when the SSLA0 input level is high. When the SSLA0 input level is low, this MCU detects a mode fault error, sets RSPCKA, MOSIA, SSLA1, and SSLA2 to Hi-Z, and releases the RSPI bus right to the other master. Of the SPI slaves 1 and 2, the slave that receives low-level input into the SSL input drives MISO.




Figure 35.10 Multi-Master/Multi-Slave Configuration Example (This MCU = Master)

35.3.3.6 Master (Clock Synchronous Operation)/Slave (Clock Synchronous Operation) (with This MCU Acting as Master)

Figure 35.11 shows a master (clock synchronous operation)/slave (clock synchronous operation) RSPI system configuration example when this MCU is used as a master. In the master (clock synchronous operation)/slave (clock synchronous operation) configuration, SSLA0 to SSLA3 of this MCU (master) are not used. This MCU (master) drives the RSPCKA and MOSIA. The SPI slave drives the MISO.




Figure 35.11 Master (Clock Synchronous Operation)/Slave (Clock Synchronous Operation) Configuration Example (This MCU = Master)

35.3.3.7 Master (Clock Synchronous Operation)/Slave (Clock Synchronous Operation) (with This MCU Acting as Slave)

Figure 35.12 shows a master (clock synchronous operation)/slave (clock synchronous operation) RSPI system configuration example when this MCU is used as a slave. When this MCU is to operate as a slave (clock synchronous operation), this MCU (slave) drives the MISOA and the SPI master drives the SPCK and MOSI. In addition, SSLA0 to SSLA3 of this MCU (slave) are not used. Only in the single-slave configuration in which the SPCMDm.CPHA bit is set to 1, this MCU (slave) can execute serial transfer.




Figure 35.12 Master (Clock Synchronous Operation)/Slave (Clock Synchronous Operation) Configuration Example (This MCU = Slave, CPHA = 1)

35.3.4 Data Format

The RSPI's data format depends on the settings in RSPI command register m (SPCMD m) ($m = 0$ to 7) and the parity enable bit in RSPI control register 2 (SPCR2.SPPE) and RSPI data control register 2 (SPDCR2). Regardless of whether the MSB or LSB is first, the RSPI treats the range from the LSB bit in the RSPI data register (SPDR) to the selected data length as transfer data.

The format of one frame of data before or after transfer is shown below.

(a) With Parity Disabled

When parity is disabled, transmission or reception of data proceeds with the length in bits selected in the RSPI data length setting bits in RSPI command register m (SPCMD m .SPB[3:0]).

(b) With Parity Enabled

When parity is enabled, transmission or reception of data proceeds with the length in bits selected in the RSPI data length setting bits in RSPI command register m (SPCMD m .SPB[3:0]). In this case, however, the last bit is a parity bit.




Figure 35.13 Outline of the Data Format (with Parity Disabled/Enabled)

35.3.4.1 When Parity is Disabled (SPCR2.SPPE = 0)

When parity is disabled, data for transmission are copied to the shift register with no prior processing. A description of the connection between the RSPI data register (SPDR) and the shift register in terms of the combination of MSB or LSB first and data length is given below.

(1) MSB First Transfer (32-Bit Data)

Figure 35.14 shows details of operations by the RSPI data register (SPDR) and the shift register in transfer with parity disabled, an RSPI data length of 32 bits, and MSB first selected.

In transmission, bits T31 to T00 from the current stage of the transmit buffer are copied to the shift register. Data for transmission are shifted out from the shift register in order from T31, through T30, and so on to T00.

In reception, received data are shifted in bit by bit through bit 0 of the shift register. When bits R31 to R00 have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer.




Figure 35.14 MSB First Transfer (32-Bit Data, Parity Disabled)

(2) MSB First Transfer (24-Bit Data)

Figure 35.15 shows details of operations by the RSPI data register (SPDR) and the shift register in transfer with parity disabled, 24 bits as the RSPI data length for an example that is not 32 bits, and MSB first selected.

In transmission, the lower 24 bits (T23 to T00) from the current stage of the transmit buffer are copied to the shift register. Data for transmission are shifted out from the shift register in order from T23, through T22, and so on to T00. In reception, received data are shifted in bit by bit through bit 0 of the shift register. When bits R23 to R00 have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer. At this time, the upper 8 bits of the transmit buffer are stored in the upper 8 bits of the receive buffer. Writing 0 to bits T31 to T24 at the time of transmission leads to 0 being set in the upper 8 bits of the receive buffer.




Figure 35.15 MSB First Transfer (24-Bit Data, Parity Disabled)

(3) LSB First Transfer (32-Bit Data)

Figure 35.16 shows details of operations by the RSPI data register (SPDR) and the shift register in transfer with parity disabled, an RSPI data length of 32 bits, and LSB first selected.

In transmission, bits T31 to T00 from the current stage of the transmit buffer are reordered bit by bit to obtain the order T00 to T31 for copying to the shift register. Data for transmission are shifted out from the shift register in order from T00, through T01, and so on to T31.

In reception, received data are shifted in bit by bit through bit 0 of the shift register. When bits R00 to R31 have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer.




Figure 35.16 LSB First Transfer (32-Bit Data, Parity Disabled)

(4) LSB First Transfer (24-Bit Data)

Figure 35.17 shows details of operations by the RSPIC data register (SPDR) and the shift register in transfer with parity disabled, 24 bits as the RSPIC data length for an example that is not 32 bits, and LSB first selected.

In transmission, the lower 24 bits (T23 to T00) from the current stage of the transmit buffer are reordered bit by bit to obtain the order T00 to T23 for copying to the shift register. Data for transmission are shifted out from the shift register in order from T00, through T01, and so on to T23.

In reception, received data are shifted in bit by bit through bit 8 of the shift register. When bits R00 to R23 have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer. At this time, the upper 8 bits of the transmit buffer are stored in the upper 8 bits of the receive buffer. Writing 0 to bits T31 to T24 at the time of transmission leads to 0 being set in the upper 8 bits of the receive buffer.




Figure 35.17 LSB First Transfer (24-Bit Data, Parity Disabled)

35.3.4.2 When Parity is Enabled (SPCR2.SPPE = 1)

When parity is enabled, the lowest-order bit of the data for transmission becomes a parity bit. Hardware calculates the value of the parity bit.

(1) MSB First Transfer (32-Bit Data)

Figure 35.18 shows details of operations by the RSPI data register (SPDR) and the shift register in transfer with parity enabled, an RSPI data length of 32 bits, and MSB first selected.

In transmission, the value of the parity bit (P) is calculated from bits T31 to T01. This replaces the final bit, T00, and the whole is copied to the shift register. Data are transmitted in the order T31, T30, ..., T01, and P.

In reception, received data are shifted in bit by bit through bit 0 of the shift register. When bits R31 to P have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R31 to P are checked by judging the parity.




Figure 35.18 MSB First Transfer (32-Bit Data, Parity Enabled)

(2) MSB First Transfer (24-Bit Data)

Figure 35.19 shows details of operations by the RSPIC data register (SPDR) and the shift register in transfer with parity enabled, 24 bits as the RSPIC data length for an example that is not 32 bits, and MSB first selected.

In transmission, the value of the parity bit (P) is calculated from bits T23 to T01. This replaces the final bit, T00, and the whole is copied to the shift register. Data are transmitted in the order T23, T22, ..., T01, and P.

In reception, received data are shifted in bit by bit through bit 0 of the shift register. When bits R23 to P have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R23 to P are checked by judging the parity. At this time, the upper 8 bits of the transmit buffer are stored in the upper 8 bits of the receive buffer. Writing 0 to bits T31 to T24 at the time of transmission leads to 0 being set in the upper 8 bits of the receive buffer.




Figure 35.19 MSB First Transfer (24-Bit Data, Parity Enabled)

(3) LSB First Transfer (32-Bit Data)

Figure 35.20 shows details of operations by the RSPIC data register (SPDR) and the shift register in transfer with parity enabled, an RSPIC data length of 32 bits, and LSB first selected.

In transmission, the value of the parity bit (P) is calculated from bits T30 to T00. This replaces the final bit, T31, and the whole is copied to the shift register. Data are transmitted in the order T00, T01, ..., T30, and P.

In reception, received data are shifted in bit by bit through bit 0 of the shift register. When bits R00 to P have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R00 to P are checked by judging the parity.




Figure 35.20 LSB First Transfer (32-Bit Data, Parity Enabled)

(4) LSB First Transfer (24-Bit Data)

Figure 35.21 shows details of operations by the RSPI data register (SPDR) and the shift register in transfer with parity enabled, 24 bits as the RSPI data length for an example that is not 32 bits, and LSB first selected.

In transmission, the value of the parity bit (P) is calculated from bits T22 to T00. This replaces the final bit, T23, and the whole is copied to the shift register. Data are transmitted in the order T00, T01, ..., T22, and P.

In reception, received data are shifted in bit by bit through bit 8 of the shift register. When bits R00 to P have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R00 to P are checked by judging the parity. At this time, the upper 8 bits of the transmit buffer are stored in the upper 8 bits of the receive buffer. Writing 0 to bits T31 to T24 at the time of transmission leads to 0 being set in the upper 8 bits of the receive buffer.




Figure 35.21 LSB First Transfer (24-Bit Data, Parity Enabled)

35.3.4.3 Byte Swap Transmission

When the SPDCR2.BYSW bit is 1 (byte swapping of SPDR data enabled), data bytes written in the transmit buffer (SPDR) will be swapped (in 8 bit units) when the data is transferred to the shift register. Figure 35.22 shows data transfer between the SPDR register and the shift register when data length is 32 bits.




Figure 35.22 Transmit Data Handling in MSB/LSB First with Byte Swapping Enabled/Disabled

35.3.4.4 Byte Swap Reception

When the SPDCR2.BYSW bit is 1 (byte swapping of SPDR data enabled), data bytes in the shift register will be swapped (in 8 bit units) when the data is transferred to the receive buffer (SPDR). Figure 35.23 shows data transfer between the shift register and the SPDR register when data length is 32 bits.




Figure 35.23 Receive Data Handling in MSB/LSB First with Byte Swapping Enabled/Disabled

35.3.5 Transfer Format

35.3.5.1 CPHA = 0

Figure 35.24 shows a sample transfer format for the serial transfer of 8-bit data when the SPCMDm.CPHA bit is 0. Note that clock synchronous operation (the SPCR.SPMS bit is 1) should not be performed when the RSPI operates in slave mode (SPCR.MSTR = 0) and the CPHA bit is 0. In Figure 35.24, RSPCKA (CPOL = 0) indicates the RSPCKA signal waveform when the SPCMDm.CPOL bit is 0; RSPCKA (CPOL = 1) indicates the RSPCKA signal waveform when the CPOL bit is 1. The sampling timing represents the timing at which the RSPI fetches serial transfer data into the shift register. The I/O directions of the signals depend on the RSPI settings. For details, refer to section 35.3.2, Controlling RSPI Pins.

When the SPCMDm.CPHA bit is 0, the driving of valid data to the MOSIA and MISOA signals commences at an SSLAi signal assertion timing. The first RSPCKA signal change timing that occurs after the SSLAi signal assertion becomes the first transfer data fetch timing. After this timing, data is sampled at every 1 RSPCK cycle. The change timing for MOSIA and MISOA signals is 1/2 RSPCK cycles after the transfer data fetch timing. The CPOL bit setting does not affect the RSPCKA signal operation timing; it only affects the signal polarity.

t1 denotes a period from an SSLAi signal assertion to RSPCKA oscillation (RSPCK delay). t2 denotes a period from the termination of RSPCKA oscillation to an SSLAi signal negation (SSL negation delay). t3 denotes a period in which SSLAi signal assertion is suppressed for the next transfer after the end of serial transfer (next-access delay). t1, t2, and t3 are controlled by a master device running on the RSPI system. For a description of t1, t2, and t3 when the RSPI of this MCU is in master mode, refer to section 35.3.11.1, Master Mode Operation.




Figure 35.24 RSPI Transfer Format (CPHA = 0)

35.3.5.2 CPHA = 1

Figure 35.25 shows a sample transfer format for the serial transfer of 8-bit data when the SPCMDm.CPHA bit is 1. However, when the SPCR.SPMS bit is 1, the SSLAi signals are not used, and only the three signals RSPCKA, MOSIA, and MISOA handle communications. In Figure 35.25, RSPCK (CPOL = 0) indicates the RSPCKA signal waveform when the SPCMDm.CPOL bit is 0; RSPCKA (CPOL = 1) indicates the RSPCKA signal waveform when the CPOL bit is 1. The sampling timing represents the timing at which the RSPI fetches serial transfer data into the shift register. The I/O directions of the signals depend on the RSPI mode (master or slave). For details, refer to section 35.3.2, Controlling RSPI Pins.

When the SPCMDm.CPHA bit is 1, the driving of invalid data to the MISOA signal commences at an SSLAi signal assertion timing. The output of valid data to the MOSIA and MISOA signals commences at the first RSPCKA signal change timing that occurs after the SSLAi signal assertion. After this timing, data is updated at every 1 RSPCK cycle. The transfer data fetch timing is 1/2 RSPCK cycles after the data update timing. The SPCMDm.CPOL bit setting does not affect the RSPCKA signal operation timing; it only affects the signal polarity.

t1, t2, and t3 are the same as those in the case of CPHA = 0. For a description of t1, t2, and t3 when the RSPI of this MCU is in master mode, refer to section 35.3.11.1, Master Mode Operation.




Figure 35.25 RSPI Transfer Format (CPHA = 1)

35.3.6 Communications Operating Mode

Full-duplex communications or transmit-only simplex communications can be selected by the SPCR.TXMD bit.

'SPDR access' shown in Figure 35.26 and Figure 35.27 indicate the condition of access to the SPDR register, where 'W' denotes a write cycle.

35.3.6.1 Full-Duplex Communications (SPCR.TXMD = 0)

Figure 35.26 shows an example of operation when the SPCR.TXMD bit is set to 0. In the example in Figure 35.26, the RSPI performs an 8-bit serial transfer in which the SPDCR.SPFC[1:0] bits are 00b, the SPCMDm.CPHA bit is 1, and the SPCMDm.CPOL bit is 0. The numbers given under the RSPCKA waveform represent the number of RSPCK cycles (i.e., the number of transferred bits).




Figure 35.26 Operation Example of SPCR.TXMD = 0

The operation of the flags at timings shown in steps (1) and (2) in the figure is described below.

- (1) When a serial transfer ends with the receive buffer of the SPDR register empty, the RSPI generates a receive buffer full interrupt request (SPRI) (sets the SPSR.SPRF flag to 1) and copies the received data in the shift register to the receive buffer.
- (2) When a serial transfer ends with the receive buffer of the SPDR register holding data that was received in the previous serial transfer, the RSPI sets the SPSR.OVRF flag to 1 and discards the received data in the shift register.

When full-duplex communications (SPCR.TXMD = 0) is selected, reception occurs simultaneously with transmit operations. As such, the SPRF and OVRF flags in the SPSR register become 1 at the timing described in (1) and (2), respectively, according to the state of the receive buffer.

35.3.6.2 Transmit-only Simplex Communications (SPCR.TXMD = 1)

Figure 35.27 shows an example of operation when the SPCR.TXMD bit is set to 1. In the example in Figure 35.27, the SPDCR.SPFC[1:0] bits are 00b, the SPCMDm.CPHA bit is 1, and the SPCMDm.CPOL bit is 0. The numbers given under the RSPCKA waveform represent the number of RSPCK cycles (i.e., the number of transferred bits).




Figure 35.27 Operation Example of SPCR.TXMD = 1

The operation of the flags at timings shown in steps (1) to (3) in the figure is described below.

- (1) Make sure there is no data left in the receive buffer and the SPSR.SPRF, OVRF flags are 0 before entering the mode of transmit-only simplex communications (SPCR.TXMD = 1).
- (2) When a serial transfer ends with the receive buffer of the SPDR register empty, if the mode of transmit-only simplex communications is selected (SPCR.TXMD = 1), the SPRF flag remains 0 and the RSPI does not copy the data from the shift register to the receive buffer.
- (3) Since the receive buffer of the SPDR register does not hold data that was received in the previous serial transfer, even when a serial transfer ends, the SPSR.OVRF flag retains the value of 0, and the data in the shift register is not copied to the receive buffer.

When performing transmit-only simplex communications (SPCR.TXMD = 1), the RSPI transmits data but does not receive data. Therefore, the SPSR.SPRF, OVRF flags remain 0 at the timings of (1) to (3).

35.3.7 Transmit Buffer Empty/Receive Buffer Full Interrupts

Figure 35.28 shows an example of operation of the transmit buffer empty interrupt (SPTI) and the receive buffer full interrupt (SPRI). 'SPDR access' shown in Figure 35.28 indicates the condition of access to the SPDR register, where 'W' denotes a write cycle, and 'R' a read cycle. In the example in Figure 35.28, the RSPI performs an 8-bit serial transfer in which the SPCR.TXMD bit is 0, the SPDCR.SPFC[1:0] bits are 00b, the SPCMDm.CPHA bit is 1, and the SPCMDm.CPOL bit is 0. The numbers given under the RSPCKA waveform represent the number of RSPCK cycles (i.e., the number of transferred bits).




Figure 35.28 Operation Example of SPTI and SPRI Interrupts

The operation of the interrupts at timings shown in steps (1) to (5) in the figure is described below.

- (1) When transmit data is written to the SPDR register when the transmit buffer of the SPDR register is empty (data for the next transfer is not set), the RSPI writes data to the transmit buffer and sets the SPSR.SPTEF flag to 0.
- (2) If the shift register is empty, the RSPI copies the data from the transmit buffer to the shift register and generates a transmit buffer empty interrupt request (SPTI) and sets the SPSR.SPTEF flag to 1. How a serial transfer is started depends on the mode of the RSPI. For details, refer to section 35.3.11, SPI Operation, and section 35.3.12, Clock Synchronous Operation.
- (3) When transmit data is written to the SPDR register in the transmit buffer empty interrupt routine or in the transmit buffer empty detecting process by polling the SPTEF flag, the data is transferred to the transmit buffer and the SPSR.SPTEF flag becomes 0. Because the data being transmitted is stored in the shift register, the RSPI does not copy the data from the transmit buffer to the shift register.
- (4) When the serial transfer ends with the receive buffer of the SPDR register being empty, the RSPI copies the receive data from the shift register to the receive buffer, generates a receive buffer full interrupt request (SPRI), and sets the SPSR.SPRF flag to 1. Since the shift register becomes empty upon completion of serial transfer, when the transmit buffer had been full before the serial transfer ended, the RSPI sets the SPSR.SPTEF flag to 1 and copies the data from the transmit buffer to the shift register. Even when received data is not copied from the shift register to the receive buffer in an overrun error status, upon completion of the serial transfer, the RSPI determines that the shift register is empty, thus data transfer from the transmit buffer to the shift register is enabled.

- (5) When the SPDR register is read in the receive buffer full interrupt routine or in the receive buffer full detecting process by polling the SPRF flag, the receive data can be read. When the receive data is read, the SPRF flag becomes 0.

If transmit data is written to the SPDR register while the transmit buffer holds data that has not yet been transmitted (the SPTEF flag is 0), the RSPI does not update the data in the transmit buffer. Transmit data should be written to the SPDR register in the transmit buffer empty interrupt request routine or in the transmit buffer empty detecting process by polling the SPTEF flag. To use a transmit buffer empty interrupt, set the SPTIE bit in SPCR to 1.

When setting the SPCR.SPE bit to 0 (RSPI disabled), the SPCR.SPTIE bit should also be set to 0. Otherwise (if the SPCR.SPE bit is 0 and the SPCR.SPTIE is 1), a transmit buffer empty interrupt request will occur.

When serial transfer ends with the receive buffer being full (the SPRF flag is 1), the RSPI does not copy data from the shift register to the receive buffer, and detects an overrun error (refer to section 35.3.9, Error Detection). To prevent a receive data overrun error, read the received data using a receive buffer full interrupt request before the next serial transfer ends. To use an receive buffer full interrupt, set the SPCR.SPRIE bit to 1.

Transmit and receive interrupts or the corresponding IRn.IR flags (where n is the interrupt vector number) in the ICU can be used to confirm the states of the transmit and receive buffers. Refer to section 14, Interrupt Controller (ICUC), for the interrupt vector numbers. The status of the transmit and receive buffers can be also confirmed by the SPTEF and SPRF flags.

35.3.8 Idle Interrupt

When the SPSR.IDLNF flag becomes 0 while the SPCR2.SPIIE bit is 1, an idle interrupt request (SPII) is generated.

In master mode, the IDLNF flag is 0 before transmission. Therefore, write data in the transmit buffer and set the SPIIE bit to 1 after the IDLNF flag becomes 1 so that an idle interrupt is not generated at this time. When the SSLA0 signal is negated after the transmission is completed and the next data is not supplied until next-access delay time (t3) elapses, the IDLNF flag becomes 0.

35.3.9 Error Detection

In the normal RSPI serial transfer, the data written to the transmit buffer of the SPDR register is transmitted, and the received data can be read from the receive buffer of the SPDR register. If access is made to the SPDR register, depending on the status of the transmit/receive buffer or the status of the RSPI at the beginning or end of serial transfer, in some cases non-normal transfers can be executed.

If a non-normal transfer operation occurs, the RSPI detects the event as an underrun error, overrun error, parity error, or mode fault error. Table 35.7 lists the relationship between non-normal transfer operations and the RSPI's error detection function.

Table 35.7 Relationship between Non-Normal Transfer Operations and RSPI Error Detection Function

	Occurrence Condition	RSPI Operation	Error Detection
1	The SPDR register is written when the transmit buffer is full.	<ul style="list-style-type: none"> The contents of the transmit buffer are kept. Missing write data. 	None
2	The SPDR register is read when the receive buffer is empty.	If reception has completed, then the received data is output to the bus. Otherwise, data received previously is output instead.	None
3	Serial transfer is started when transmit data is still not loaded on the shift register while the RSPI is used in slave mode.	<ul style="list-style-type: none"> Serial transfer is suspended Transmit/receive data is missing The MISO signal output is disabled RSPI function is disabled 	Underrun error
4	Serial transfer terminates when the receive buffer is full.	<ul style="list-style-type: none"> The contents of the receive buffer are kept. Missing receive data. 	Overrun error
5	An incorrect parity bit is received when performing full-duplex communications with the parity function enabled.	The parity error flag is set.	Parity error
6	The SSLA0 input signal is asserted when the serial transfer is idle in multi-master mode.	<ul style="list-style-type: none"> Driving of the RSPCKA, MOSIA, SSLA1 to SSLA3 output signals is stopped. RSPI function is disabled. 	Mode fault error
7	The SSLA0 input signal is asserted during serial transfer in multi-master mode.	<ul style="list-style-type: none"> Serial transfer is suspended. Missing transmit/receive data. Driving of the RSPCKA, MOSIA, SSLA1 to SSLA3 output signals is stopped. RSPI function is disabled. 	Mode fault error
8	The SSLA0 input signal is negated during serial transfer in slave mode.	<ul style="list-style-type: none"> Serial transfer is suspended. Missing transmit/receive data. Driving of the MISOA output signal is stopped. RSPI function is disabled. 	Mode fault error

On operation 1 described in Table 35.7, the RSPI does not detect an error. To prevent data omission during the writing to the SPDR register, the SPDR register should be written when a transmit buffer empty interrupt request occurs or while the SPSR.SPTEF flag is 1.

Likewise, the RSPI does not detect an error on operation 2. To prevent extraneous data from being read, the SPDR register should be read when a receive buffer full interrupt request occurs or while the SPSR.SPRF flag is 1.

An underrun error shown in 3 is described in section 35.3.9.4, Underrun Error. An overrun error shown in 4 is described in section 35.3.9.1, Overrun Error. A parity error shown in 5 is described in section 35.3.9.2, Parity Error. A mode fault error shown in 6 to 8 is described in section 35.3.9.3, Mode Fault Error.

For the transmit and receive interrupts, refer to section 35.3.7, Transmit Buffer Empty/Receive Buffer Full Interrupts.

35.3.9.1 Overrun Error

If a serial transfer ends when the receive buffer of the SPDR register is full, the RSPI detects an overrun error, and sets the SPSR.OVRF flag to 1. When the OVRF flag is 1, the RSPI does not copy data from the shift register to the receive buffer so that the data prior to the occurrence of the error is retained in the receive buffer. To set the OVRF flag to 0, write 0 to the OVRF flag after the CPU has read the SPSR register with the OVRF flag set to 1.

Figure 35.29 shows an example of operations of the SPRF and OVRF flags. ‘SPSR access’ and ‘SPDR access’ shown in Figure 35.29 indicate the condition of accesses to the SPSR and SPDR registers, respectively, where ‘W’ denotes a write cycle, and ‘R’ a read cycle. In the example in Figure 35.29, the RSPI performs an 8-bit serial transfer in which the SPCMDm.CPHA bit is 1 and the SPCMDm.CPOL bit is 0. The numbers given under the RSPCKA waveform represent the number of RSPCK cycles (i.e., the number of transferred bits).




Figure 35.29 Operation Example of the SPRF and OVRF Flags

The operation of the flags at the timing shown in steps (1) to (4) in the figure is described below.

- (1) If a serial transfer terminates with the receive buffer full (the SPRF flag is 1), the RSPI detects an overrun error, and sets the OVRF flag to 1. The RSPI does not copy the data in the shift register to the receive buffer. Even if the SPPE bit is 1, parity errors are not detected. In master mode, the RSPI copies the pointer value to the SPCMDm register to the SPSSR.SPECM[2:0] bits.
- (2) When the SPDR register is read, the RSPI outputs the data in the receive buffer. At this time the SPRF flag becomes 0. Even if the receive buffer becomes empty, the OVRF flag does not become 0.
- (3) If the serial transfer ends with the OVRF flag being 1 (an overrun error occurs), the RSPI does not copy the data in the shift register to the receive buffer (the SPRF flag remains 0). A receive buffer full interrupt is not generated. Even if the SPPE bit is 1, parity errors are not detected. When in master mode, the RSPI does not update the SPSSR.SPECM[2:0] bits. When in an overrun error state and the RSPI does not copy the received data from the shift register to the receive buffer, upon termination of the serial transfer, the RSPI determines that the shift register is empty; in this manner, data transfer from the transmit buffer to the shift register is enabled.
- (4) If 0 is written to the OVRF flag after the SPSR register is read when the OVRF flag is 1, the OVRF flag is set to 0.

The occurrence of an overrun can be checked either by reading the SPSR register or by using an error interrupt and reading the SPSR register. When executing a serial transfer, measures should be taken to ensure the early detection of overrun errors, such as reading the SPSR register immediately after the SPDR register is read. When the RSPI is used in master mode, the pointer value to the SPCMDm register at the occurrence of the error can be checked by reading the SPSSR.SPECM[2:0] bits.

If an overrun error occurs and the OVRF flag is set to 1, normal reception operations cannot be performed until the OVRF flag is set to 0.

When the RSPCK auto-stop function is enabled in master mode, an overrun error does not occur. Figure 35.30 and Figure 35.31 show the clock stop waveform when a serial transfer continues while the receive buffer is full in master mode.




Figure 35.30 Clock Stop Waveform When a Serial Transfer Continues While the Receive Buffer is Full in Master Mode (CPHA = 1)




Figure 35.31 Clock Stop Waveform When a Serial Transfer Continues While the Receive Buffer is Full in Master Mode (CPHA = 0)

The operation of the flags at the timings shown in steps (1) and (2) in the figure is described below.

- (1) When the receive buffer is full, an overrun error does not occur because the RSPCK clock is stopped.
- (2) If the SPDR register is read while the clock is stopped, data in the receive buffer can be read. The RSPCK clock restarts after reading the receive buffer (after the SPRF flag becomes 0).

35.3.9.2 Parity Error

If full-duplex communication is performed with the SPCR.TXMD bit set to 0 and the SPCR2.SPPE bit set to 1, when serial transfer ends, the RSPI checks whether there are parity errors. Upon detecting a parity error in the received data, the RSPI sets the SPSR.PERF flag to 1. Since the RSPI does not copy the data in the shift register to the receive buffer when the SPSR.OVRF flag is set to 1, parity error detection is not performed for the received data. To set the PERF flag to 0, write 0 to the PERF flag after the SPSR register is read with the PERF flag set to 1.

Figure 35.32 shows an example of operation of the OVRF and PERF flags. 'SPSR access' shown in Figure 35.32 indicates the condition of access to the SPSR register, where 'W' denotes a write cycle, and 'R' a read cycle. In the example of Figure 35.32, full-duplex communication is performed while the SPCR.TXMD bit is 0 and the SPCR2.SPPE bit is 1. The RSPI performs an 8-bit serial transfer in which the SPCMDm.CPHA bit is 1 and the SPCMDm.CPOL bit is 0. The numbers given under the RSPCKA waveform represent the number of RSPCK cycles (i.e., the number of transferred bits).




Figure 35.32 Operation Example of PERF Flag

The operation of the flags at the timing shown in steps (1) to (3) in the figure is described below.

- (1) If a serial transfer terminates with the RSPI not detecting an overrun error, the RSPI copies the data in the shift register to the receive buffer. The RSPI judges the received data at this timing, and sets the PERF flag to 1 if a parity error is detected. In master mode, the RSPI copies the pointer value to the SPCMDm register to the SPSSR.SPECM[2:0] bits.
- (2) If 0 is written to the PERF flag after the SPSR register is read when the PERF flag is 1, the PERF flag is set to 0.
- (3) When the RSPI detects an overrun error and serial transfer is terminated, the data in the shift register is not copied to the receive buffer. The RSPI does not perform parity error detection at this timing.

The occurrence of a parity error can be checked either by reading the SPSR register or by using an error interrupt and reading the SPSR register. When executing a serial transfer, measures should be taken to ensure the early detection of parity errors, such as reading the SPSR register. When the RSPI is used in master mode, the pointer value to the SPCMDm register at the occurrence of the error can be checked by reading the SPSSR.SPECM[2:0] bits.

35.3.9.3 Mode Fault Error

The RSPI operates in multi-master mode when the SPCR.MSTR bit is 1, the SPCR.SPMS bit is 0, and the SPCR.MODFEN bit is 1. If the active level is input with respect to the SSLA0 input signal of the RSPI in multi-master mode, the RSPI detects a mode fault error irrespective of the status of the serial transfer, and sets the SPSR.MODF flag to 1. Upon detecting the mode fault error, the RSPI copies the value of the pointer to the SPCMDm register to the SPSSR.SPECM[2:0] bits. The active level of the SSLA0 signal is determined by the SSLP.SSL0P bit.

When the MSTR bit is 0, the RSPI operates in slave mode. The RSPI detects a mode fault error if the MODFEN bit of the RSPI in slave mode is 1, and the SPMS bit is 0, and if the SSLA0 input signal is negated during the serial transfer period (from the time the driving of valid data is started to the time the final valid data is fetched).

Upon detecting a mode fault error, the RSPI stops driving of the output signals and clears the SPCR.SPE bit to 0 (refer to section 35.3.10, Initializing RSPI). In the case of multi-master configuration, detection of a mode fault error is used to stop driving of the output signals and the RSPI function, which allows the master right to be released.

The occurrence of a mode fault error can be checked either by reading the SPSR register or by using an error interrupt and reading the SPSR register. Detecting mode fault errors without utilizing the error interrupt requires polling of the SPSR register. When using the RSPI in master mode, the pointer value to the SPCMDm register at the occurrence of the error can be checked by reading the SPSSR.SPECM[2:0] bits.

When the MODF flag is 1, writing of the value 1 to the SPE bit is ignored by the RSPI. To enable the RSPI function after the detection of a mode fault error, set the MODF flag to 0. When setting the MODF flag to 0, the SPE bit becomes 1.

35.3.9.4 Underrun Error

If a serial transfer is started when the SPCR.SPE bit is 1 (RSPI function is enabled) and transmit data is still not loaded on the shift register while RSPI operates in slave mode (the SPCR.MSTR bit is 0), the RSPI detects an underrun error, and sets the SPSR.MODF and SPSR.UDRF flags to 1. Upon detecting an underrun error, the RSPI stops driving of the output signals and clears the SPCR.SPE bit to 0. Clearing of the SPE bit disables the RSPI function. (Refer to section 35.3.10, Initializing RSPI). The occurrence of an underrun error can be checked either by reading the SPSR register or by using an error interrupt and reading the SPSR register. Detecting underrun errors without utilizing the error interrupt requires polling of the SPSR register. When the MODF flag is 1, writing of the value 1 to the SPE bit is ignored by the RSPI. To enable the RSPI function after the detection of an underrun error, set the MODF flag to 0. When setting the MODF flag to 0, the SPE bit becomes 1.

35.3.10 Initializing RSPI

If 0 is written to the SPCR.SPE bit or the RSPI sets the SPE bit to 0 because of the detection of a mode fault error or an underrun error, the RSPI disables the RSPI function, and initializes some of the module functions. When a system reset is generated, the RSPI initializes all of the module functions. The following describes initialization by the clearing of the SPCR.SPE bit and initialization by a system reset.

35.3.10.1 Initialization by Clearing the SPE Bit

When the SPCR.SPE bit is set to 0, the RSPI performs the following initialization:

- Aborting the transmission and reception that is being executed
- Stopping the driving of output signals (Hi-Z) in slave mode
- Initializing the internal state of the RSPI
- Initializing the transmit buffer of the RSPI (Set the SPTEF flag to 1)

Initialization by the clearing of the SPE bit does not initialize the control bits of the RSPI. For this reason, the RSPI can be started in the same transfer mode as prior to the initialization if the SPE bit is set to 1 again.

The SPSR.SPRF, UDRF, PERF, MODF, and OVRF flags are not initialized, nor is the value of the RSPI sequence status register (SPSSR) initialized. For this reason, even after the RSPI is initialized, data from the receive buffer can be read and the status of error occurrence during the RSPI transfer can be checked.

The transmit buffer is initialized to an empty state (the SPTEF flag is 1). Therefore, if the SPCR.SPTIE bit is set to 1 after RSPI initialization, a transmit buffer empty interrupt is generated. When the RSPI is initialized, in order to disable any transmit buffer empty interrupt, 0 should be written to the SPTIE bit simultaneously with the writing of 0 to the SPE bit.

35.3.10.2 System Reset

The initialization by a system reset completely initializes the RSPI through the initialization of all bits for controlling the RSPI, initialization of the status bits, and initialization of data registers, in addition to the requirements described in section 35.3.10.1, Initialization by Clearing the SPE Bit.

35.3.11 SPI Operation

35.3.11.1 Master Mode Operation

The only difference between single-master mode operation and multi-master mode operation lies in mode fault error detection (refer to section 35.3.9, Error Detection). When operating in single-master mode, the RSPI does not detect mode fault errors whereas the RSPI running in multi-master mode does detect mode fault errors. This section explains operations that are common to single-master mode and multi-master mode.

(1) Starting a Serial Transfer

The RSPI updates the data in the transmit buffer (SPTX) when data is written to the RSPI data register (SPDR) with the RSPI transmit buffer being empty (the SPTEF flag is 1 and data for the next transfer is not set). When the shift register is empty after the number of frames set in the SPDCR.SPFC[1:0] bits are written to the SPDR register, the RSPI copies data from the transmit buffer to the shift register and starts serial transfer. Upon copying transmit data to the shift register, the RSPI changes the status of the shift register to “full”, and upon termination of serial transfer, it changes the status of the shift register to “empty”. The status of the shift register cannot be referenced.

For details on the RSPI transfer format, refer to section 35.3.5, Transfer Format. The polarity of the SSLAi output pins depends on the SSLP register settings.

(2) Terminating a Serial Transfer

Irrespective of the SPCMDm.CPHA bit, the RSPI terminates the serial transfer after transmitting an RSPCKA edge corresponding to the final sampling timing. If free space is available in the receive buffer (SPRX) (the SPRF flag is 0), upon termination of serial transfer, the RSPI copies data from the shift register to the receive buffer of the SPDR register. It should be noted that the final sampling timing varies depending on the bit length of transfer data. In master mode, the RSPI data length depends on the SPCMDm.SPB[3:0] bit setting. The polarity of the SSLAi output pin depends on the SSLP register settings.

For details on the RSPI transfer format, refer to section 35.3.5, Transfer Format.

(3) Sequence Control

The transfer format that is employed in master mode is determined by the SPSCR, SPCMDm, SPBR, SPCKD, SSLND, and SPND registers.

The SPSCR register is a register used to determine the sequence configuration for serial transfers that are executed by the RSPI in master mode. The following items are set in the SPCMDm register: SSLAi pin output signal value, MSB/LSB first, data length, some of the bit rate settings, RSPCK polarity/phase, whether the SPCKD register is to be referenced, whether the SSLND register is to be referenced, and whether the SPND register is to be referenced. The SPBR register holds some of the bit rate settings; the SPCKD register, an RSPI clock delay value; the SSLND register, an SSL negation delay; and the SPND register, a next-access delay value.

According to the sequence length that is assigned to the SPSCR register, the RSPI makes up a sequence comprised of a part or all of the SPCMDm register. The RSPI contains a pointer to the SPCMDm register that makes up the sequence. The value of this pointer can be checked by reading the SPSSR.SPCP[2:0] bits. When the SPCR.SPE bit is set to 1 and the RSPI function is enabled, the RSPI loads the pointer to the commands in the SPCMD0 register, and incorporates the SPCMD0 settings into the transfer format at the beginning of serial transfer. The RSPI increments the pointer each time the next-access delay period for a data transfer ends. Upon completion of the serial transfer that corresponds to the final command comprising the sequence, the RSPI sets the pointer in the SPCMD0 register, and in this manner the sequence is executed repeatedly.




Figure 35.33 Procedure for Determining the Form of Serial Transfer in Master Mode

In this section, a frame is the combination of the data (SPDR) and the settings (SPCMDm).




Figure 35.34 Concept of a Frame

Figure 35.35 shows the relationship between the command and the transmit and receive buffers in the sequence of operations specified by the settings in Table 35.4.




Figure 35.35 Correspondence between the RSPI Command Register and Transmit/Receive Buffers in Sequence Operations

(4) Burst Transfer

If the SPCMDm.SSLKP bit that the RSPI references during the current serial transfer is 1, the RSPI keeps the SSLAi signal level during the serial transfer until the beginning of the SSLAi signal assertion for the next serial transfer. If the SSLAi signal level for the next serial transfer is the same as the SSLAi signal level for the current serial transfer, the RSPI can execute continuous serial transfers while keeping the SSLAi signal assertion status (burst transfer).

Figure 35.36 shows an example of an SSLAi signal operation for the case where a burst transfer is implemented using SPCMD0 and SPCMD1 register settings. The text below explains the RSPI operations (1) to (7) as shown in Figure 35.36. It should be noted that the polarity of the SSLAi output signal depends on the SSLP register settings.




Figure 35.36 Example of Burst Transfer Operation Using SSLKP Bit (CPHA = 1, CPOL = 0)

- (1) Based on the SPCMD0 register, the RSPI asserts the SSLAi signal and inserts RSPCK delays.
- (2) The RSPI executes serial transfers according to the SPCMD0 register.
- (3) The RSPI inserts SSL negation delays.
- (4) Since the SPCMD0.SSLKP bit is 1, the RSPI keeps the SSLAi signal value on the SPCMD0 register. This period is sustained, at the shortest, for a period equal to the next-access delay of the SPCMD0 register. If the shift register is empty after the passage of a minimum period, this period is sustained until the transmit data is stored in the shift register for the next transfer.
- (5) Based on the SPCMD1 register, the RSPI inserts RSPCK delays.
- (6) The RSPI executes serial transfers according to the SPCMD1 register.
- (7) The RSPI inserts SSL negation delays.
- (8) Because the SPCMD1.SSLKP bit is 0, the RSPI negates the SSLAi signal. In addition, a next-access delay is inserted according to the SPCMD1 register.

If the SSLAi signal output settings in the SPCMDm register in which 1 is assigned to the SSLKP bit are different from the SSLAi signal output settings in the SPCMDm register to be used in the next transfer, the RSPI switches the SSLAi signal status to SSLAi signal assertion ((5) in Figure 35.36) corresponding to the command for the next transfer. Note that if such an SSLAi signal switching occurs, the slaves that drive the MISOA signal compete, and collision of signal levels may occur.

The RSPI in master mode references the SSLAi signal operation within the module for the case where the SSLKP bit is not used. Even when the SPCMDm.CPHA bit is 0, the RSPI can accurately start serial transfers by using the SSLAi signal assertion for the next transfer that is detected internally.

(5) RSPCK Delay (t1)

The RSPCK delay value in master mode depends on the SPCMDm.SCKDEN bit setting and the SPCKD register setting. The RSPI determines the SPCMDm register to be referenced during serial transfer by pointer control, and determines an RSPCK delay value during serial transfer by using the SPCMDm.SCKDEN bit and the SPCKD register, as listed in Table 35.8. For a definition of RSPCK delay, refer to section 35.3.5, Transfer Format.

Table 35.8 Relationship among SCKDEN Bit, SPCKD, and RSPCK Delay Value

SPCMDm.SCKDEN Bit	SPCKD.SCKDL[2:0] Bits	RSPCK Delay Value
0	000b to 111b	1 RSPCK
1	000b	1 RSPCK
	001b	2 RSPCK
	010b	3 RSPCK
	011b	4 RSPCK
	100b	5 RSPCK
	101b	6 RSPCK
	110b	7 RSPCK
	111b	8 RSPCK

(6) SSL Negation Delay (t2)

The SSL negation delay value in master mode depends on the SPCMDm.SLNDEN bit setting and the SSLND register setting. The RSPI determines the SPCMDm register to be referenced during serial transfer by pointer control, and determines an SSL negation delay value during serial transfer by using the SPCMDm.SLNDEN bit and the SSLND register, as listed in Table 35.9. For a definition of SSL negation delay, refer to section 35.3.5, Transfer Format.

Table 35.9 Relationship among SLNDEN Bit, SSLND, and SSL Negation Delay Value

SPCMDm.SLNDEN Bit	SSLND.SLNDL[2:0] Bits	SSL Negation Delay Value
0	000b to 111b	1 RSPCK
1	000b	1 RSPCK
	001b	2 RSPCK
	010b	3 RSPCK
	011b	4 RSPCK
	100b	5 RSPCK
	101b	6 RSPCK
	110b	7 RSPCK
	111b	8 RSPCK

(7) Next-Access Delay (t3)

The next-access delay value in master mode depends on the SPCMDm.SPNDEN bit setting and the SPND setting. The RSPIC determines the SPCMDm register to be referenced during serial transfer by pointer control, and determines a next-access delay value during serial transfer by using the SPCMDm.SPNDEN bit and SPND, as listed in Table 35.10. For a definition of next-access delay, refer to section 35.3.5, Transfer Format.

Table 35.10 Relationship among SPNDEN Bit, SPND, and Next-Access Delay Value

SPCMDm.SPNDEN Bit	SPND.SPNDL[2:0] Bits	Next-Access Delay Value
0	000b to 111b	1 RSPCK + 2 PCLK
1	000b	1 RSPCK + 2 PCLK
	001b	2 RSPCK + 2 PCLK
	010b	3 RSPCK + 2 PCLK
	011b	4 RSPCK + 2 PCLK
	100b	5 RSPCK + 2 PCLK
	101b	6 RSPCK + 2 PCLK
	110b	7 RSPCK + 2 PCLK
	111b	8 RSPCK + 2 PCLK

(8) Initialization Flowchart

Figure 35.37 is a flowchart illustrating an example of initialization in SPI operation when the RSPIC is used in master mode. For a description of how to set up the interrupt controller, DMAC, and I/O ports, refer to the descriptions given in the individual blocks.




Figure 35.37 Example of Initialization Flowchart in Master Mode (SPI Operation)

(9) Software Processing Flow

Figure 35.38 to Figure 35.40 show examples of the flow of software processing.

(a) Transmit Processing Flow

When transmitting data, the CPU will be notified of the completion of data transmission by enabling the SPII interrupt after the last writing of data for transmission.

The completion of data transmission can also be checked by polling to see if the SPSR.IDLNF flag has become 0, instead of using the SPII interrupt. However, one cycle of PCLK is required for the time from when data for transmission is written in the SPDR register to when the IDLNF flag becomes 1. After the last data is written in the SPDR register, discard the value of the SPSR register once not to judge the condition with the IDLNF flag which has not yet become 1, and read and use the value of the IDLNF flag to confirm the completion of data transmission.




Figure 35.38 Flowchart in Master Mode (Transmission)

(b) Receive Processing Flow

The RSPI does not support receive-only simplex communications, so processing for transmission is required.




Figure 35.39 Flowchart in Master Mode (Reception)

(c) Flow of Error Processing

When a mode fault error is generated, the SPCR.SPE bit is automatically cleared, stopping operations for transmission and reception. For errors from other sources, however, the SPCR.SPE bit is not cleared and operations for transmission and reception continue; accordingly, we recommend clearing of the SPCR.SPE bit to stop operations in the case of errors other than mode fault errors. Not doing so will lead to updating of the SPSR.SPECM[2:0] bits.

When interrupts are used and an error occurs, if the ICU.IRn.IR flag for the SPTI or SPRI interrupt request is set to 1, clear the ICU.IRn.IR flag in the error processing routine. If the SPRI interrupt request is indicated, read the receive buffer and initialize the sequencer in the RSPI.




Figure 35.40 Flowchart for Master Mode (Error Processing)

35.3.11.2 Slave Mode Operation

(1) Starting a Serial Transfer

If the SPCMD0.CPHA bit is 0, when detecting an SSLA0 input signal assertion, the RSPI needs to start driving valid data to the MISOA output signal. For this reason, when the CPHA bit is 0, the assertion of the SSLA0 input signal triggers the start of a serial transfer.

If the CPHA bit is 1, when detecting the first RSPCKA edge in an SSLA0 signal asserted condition, the RSPI needs to start driving valid data to the MISOA output signal. For this reason, when the CPHA bit is 1, the first RSPCKA edge in an SSLA0 signal asserted condition triggers the start of a serial transfer.

Irrespective of the CPHA bit setting, the timing at which the RSPI starts driving of the MISOA output signal is the SSLA0 signal assertion timing. The data which is output by the RSPI is either valid or invalid, depending on the CPHA bit setting.

For details on the RSPI transfer format, refer to section 35.3.5, Transfer Format. The polarity of the SSLA0 input signal depends on the setting of the SSLP.SSL0P bit.

(2) Terminating a Serial Transfer

Irrespective of the SPCMD0.CPHA bit, the RSPI terminates the serial transfer after detecting an RSPCKA edge corresponding to the final sampling timing. When free space is available in the receive buffer (the SPRF flag is 0), upon termination of serial transfer the RSPI copies received data from the shift register to the receive buffer of the SPDR register. Upon termination of a serial transfer the RSPI changes the status of the shift register to “empty”, regardless of the receive buffer state. A mode fault error occurs if the RSPI detects an SSLA0 input signal negation from the beginning of serial transfer to the end of serial transfer (refer to section 35.3.9, Error Detection).

The final sampling timing changes depending on the bit length of transfer data. In slave mode, the RSPI data length depends on the SPCMD0.SPB[3:0] bit setting. The polarity of the SSLA0 input signal depends on the SSLP.SSL0P bit setting.

For details on the RSPI transfer format, refer to section 35.3.5, Transfer Format.

(3) Notes on Single-Slave Operations

If the SPCMD0.CPHA bit is 0, the RSPI starts serial transfers when it detects the assertion edge for an SSLA0 input signal. In the type of configuration shown in Figure 35.7 as an example, if the RSPI is used in single-slave mode, the SSLA0 signal is fixed at the active state. Therefore, when the CPHA bit is set to 0, the RSPI cannot correctly start a serial transfer. To correctly execute transmit/receive operations by the RSPI in slave mode in a configuration in which the SSLA0 input signal is fixed at the active state, the CPHA bit should be set to 1. If there is a need for setting the CPHA bit to 0, the SSLA0 input signal should not be fixed.

(4) Burst Transfer

If the SPCMD0.CPHA bit is 1, continuous serial transfer (burst transfer) can be executed while retaining the assertion state for the SSLA0 input signal. If the CPHA bit is 1, the period from the first RSPCKA edge to the sampling timing for the reception of the final bit in an SSLA0 signal active state corresponds to a serial transfer period. Even when the SSLA0 input signal remains at the active level, the RSPI can accommodate burst transfers because it can detect the start of an access.

If the CPHA bit is 0, the second and subsequent serial transfers during burst transfer cannot be executed correctly.

(5) Initialization Flowchart

Figure 35.41 is a flowchart illustrating an example of initialization in SPI operation when the RSPI is used in slave mode. For a description of how to set up the interrupt controller, DMAC, and I/O ports, refer to the descriptions given in the individual blocks.




Figure 35.41 Example of Initialization Flowchart in Slave Mode (SPI Operation)

(6) Software Processing Flow

Figure 35.42 to Figure 35.44 show examples of the flow of software processing.

(a) Transmit Processing Flow




Figure 35.42 Flowchart in Slave Mode (Transmission)

(b) Receive Processing Flow

The RSPI does not support receive-only simplex communications, so processing for transmission is required.




Figure 35.43 Flowchart in Slave Mode (Reception)

(c) Flow of Error Processing

In slave mode, even when a mode fault error is generated, the SPSR.MODF flag can be cleared regardless of the status of the SSLA0 pin.

When interrupts are used and an error occurs, if the ICU.IRn.IR flag for the SPTI or SPRI interrupt request is set to 1, clear the ICU.IRn.IR flag in the error processing routine. If the SPRI interrupt request is indicated, read the receive buffer and initialize the sequencer in the RSPI.




Figure 35.44 Flowchart for Slave Mode (Error Processing)

35.3.12 Clock Synchronous Operation

Setting the SPCR.SPMS bit to 1 selects clock synchronous operation of the RSPI. In clock synchronous operation, the SSLAi pin is not used, and the three pins of RSPCKA, MOSIA, and MISOA handle communications. The SSLAi pin is available as I/O port pins.

Although clock synchronous operation does not require use of the SSLAi pin, operation of the module is the same as in SPI operation. That is, in both master and slave mode operations, communications can be performed with the same flow as in SPI operation. However, mode fault errors are not detected because the SSLAi pin is not used.

Furthermore, do not set the SPCMDm.CPHA bit to 0 if clock synchronous operation is to proceed in slave mode (SPCR.MSTR = 0).

35.3.12.1 Master Mode Operation

(1) Starting a Serial Transfer

The RSPI updates the data in the transmit buffer (SPTX) of the SPDR register when data is written to the SPDR register with the transmit buffer being empty (the SPTEF flag is 1 and data for the next transfer is not set). When the shift register is empty after the number of frames set in the SPDCR.SPFC[1:0] bits are written to the SPDR register, the RSPI copies data from the transmit buffer to the shift register and starts serial transmission. Upon copying transmit data to the shift register, the RSPI changes the status of the shift register to “full”, and upon termination of serial transfer, it changes the status of the shift register to “empty”. The status of the shift register cannot be referenced.

For details on the RSPI transfer format, refer to section 35.3.5, Transfer Format.

However, transfer in clock synchronous operation is conducted without the SSLA0 output signal.

(2) Terminating a Serial Transfer

The RSPI terminates the serial transfer after transmitting an RSPCKA edge corresponding to the sampling timing. If free space is available in the receive buffer (SPRX) (the SPRF flag is 0), upon termination of serial transfer, the RSPI copies data from the shift register to the receive buffer of the RSPI data register (SPDR).

It should be noted that the final sampling timing varies depending on the bit length of transfer data. In master mode, the RSPI data length depends on the SPCMDm.SPB[3:0] bit setting.

For details on the RSPI transfer format, refer to section 35.3.5, Transfer Format.

However, transfer in clock synchronous operation is conducted without the SSLA0 output signal.

(3) Sequence Control

The transfer format employed in master mode is determined by SPSCR, SPCMDm, SPBR, SPCKD, SSLND, and SPND registers. Although the SSLAi signals are not output in clock synchronous operation, these settings are valid.

The SPSCR register is a register used to determine the sequence configuration for serial transfers that are executed by the RSPI in master mode. The following items are set in the SPCMDm register: SSLAi output signal value, MSB/LSB first, data length, some of the bit rate settings, RSPCKA polarity/phase, whether the SPCKD register is to be referenced, whether the SSLND register is to be referenced, and whether the SPND register is to be referenced. The SPBR register holds some of the bit rate settings; the SPCKD register, an RSPI clock delay value; the SSLND register, an SSL negation delay; and the SPND register, a next-access delay value.

According to the sequence length that is assigned to the SPSCR register, the RSPI makes up a sequence comprised of a part or all of the SPCMDm register. The RSPI contains a pointer to the SPCMDm register that makes up the sequence. The value of this pointer can be checked by reading the SPSSR.SPCP[2:0] bits. When the SPCR.SPE bit is set to 1 and the RSPI function is enabled, the RSPI loads the pointer to the commands in the SPCMD0 register, and incorporates the SPCMD0 register setting into the transfer format at the beginning of serial transfer. The RSPI increments the pointer each time the next-access delay period for a data transfer ends. Upon completion of the serial transfer that corresponds to the final command comprising the sequence, the RSPI sets the pointer in the SPCMD0 register, and in this manner the sequence is executed repeatedly.




Figure 35.45 Procedure for Determining the Form of Serial Transmission in Master Mode

In this section, a frame is the combination of the data (SPDR) and the settings (SPCMDm).




Figure 35.46 Concept of a Frame

Figure 35.47 shows the relationship between the command and the transmit and receive buffers in the sequence of operations specified by the settings in Table 35.4.




Figure 35.47 Correspondence between the RSPI Command Register and Transmit/Receive Buffers in Sequence Operations

(4) Initialization Flowchart

Figure 35.48 is a flowchart illustrating an example of initialization in clock synchronous operation when the RSPI is used in master mode. For a description of how to set up the interrupt controller, DMAC, and I/O ports, refer to the descriptions given in the individual blocks.




Figure 35.48 Example of Initialization Flowchart in Master Mode (Clock Synchronous Operation)

(5) Flow of Software Processing

Software processing during clock-synchronous operation when the RSPI is used in master mode is the same as that for SPI master mode operation. For details, refer to section 35.3.11.1, (9) Software Processing Flow. Note that mode fault errors will not occur.

35.3.12.2 Slave Mode Operation

(1) Starting a Serial Transfer

When the SPCR.SPMS bit is 1, the first RSPCKA edge triggers the start of a serial transfer in the RSPI.

When the SPMS bit is 1, the RSPI drives the MISOA output signal.

For details on the RSPI transfer format, refer to section 35.3.5, Transfer Format.

It should be noted that the SSLA0 input signal is not used in clock synchronous operation.

(2) Terminating a Serial Transfer

The RSPI terminates the serial transfer after detecting an RSPCKA edge corresponding to the final sampling timing.

When free space is available in the receive buffer (the SPRF flag is 0), upon termination of serial transfer the RSPI copies received data from the shift register to the receive buffer of the SPDR register. Upon termination of a serial transfer the RSPI changes the status of the shift register to “empty” regardless of the receive buffer status. The final sampling timing changes depending on the bit length of transfer data. In slave mode, the RSPI data length depends on the SPCMD0.SPB[3:0] bit setting.

For details on the RSPI transfer format, refer to section 35.3.5, Transfer Format.

(3) Initialization Flowchart

Figure 35.49 is a flowchart illustrating an example of initialization in clock synchronous operation when the RSPI is used in slave mode. For a description of how to set up the interrupt controller, DMAC, and I/O ports, refer to the descriptions given in the individual blocks.




Figure 35.49 Example of Initialization Flowchart in Slave Mode (Clock Synchronous Operation)

(4) Flow of Software Processing

Software processing during clock-synchronous operation when the RSPI is used in slave mode is the same as that for SPI slave mode operation. For details, refer to section 35.3.11.2, (6) Software Processing Flow. Note that mode fault errors will not occur.

35.3.13 Loopback Mode

When 1 is written to the SPPCR.SPLP2 bit or SPPCR.SPLP bit, the RSPI shuts off the path between the MISOA pin and the shift register if the SPCR.MSTR bit is 1, and between the MOSIA pin and the shift register if the SPCR.MSTR bit is 0, and connects the input path and output path of the shift register. The RSPI does not shut off the path between the MOSIA pin and the shift register if the SPCR.MSTR bit is 1, and between the MISOA pin and the shift register if the SPCR.MSTR bit is 0. This is called loopback mode. When a serial transfer is executed in loopback mode, the transmit data for the RSPI or the reversed transmit data becomes the received data for the RSPI.

Table 35.11 lists the relationship among the SPLP2 and SPLP bits and the received data. Figure 35.50 shows the configuration of the shift register I/O paths for the case where the RSPI in master mode is set in loopback mode (SPPCR.SPLP2 = 0, SPPCR.SPLP = 1).

Table 35.11 SPLP2 and SPLP Bit Settings and Received Data

SPPCR.SPLP2 Bit	SPPCR.SPLP Bit	Received Data
0	0	Input data from the MOSIA pin or MISOA pin
0	1	Inverted transmit data
1	0	Transmit data
1	1	Transmit data




Figure 35.50 Configuration of Shift Register I/O Paths in Loopback Mode (Master Mode)

35.3.14 Self-Diagnosis of Parity Bit Function

The parity circuit consists of a parity bit adding unit used for transmit data and an error detecting unit used for received data. In order to detect defects in the parity bit adding unit and error detecting unit of the parity circuit, self-diagnosis is executed for the parity circuit following the flowchart shown in Figure 35.51.




Figure 35.51 Flowchart for Self-Diagnosis of Parity Circuit

35.3.15 Interrupt Sources

The RSPI has interrupt sources of receive buffer full, transmit buffer empty, error (mode fault, underrun, overrun, and parity error), and idle. In addition, the DTC or DMAC can be activated by the receive buffer full or transmit buffer empty interrupt to perform data transfer.

Since the vector address for SPEI is allocated to interrupt requests due to mode fault, underrun, overrun, and parity errors, the actual interrupt source must be determined from the flags. Interrupt sources for the RSPI are listed in Table 35.12. An interrupt is generated on satisfaction of an interrupt condition in Table 35.12. Clear the receive buffer full and transmit buffer empty sources through data transfer.

When using the DTC or DMAC to perform data transmission/reception, the DTC or DMAC must be set up first to be in a status in which transfer is enabled before making the RSPI settings. For the method for setting the DTC or DMAC, refer to section 17, DMA Controller (DMACa), or section 18, Data Transfer Controller (DTCa).

If the conditions for generating a transmit buffer empty or receive buffer full interrupt are generated while the ICU.IRn.IR flag is 1, the interrupt is not output as a request for ICU but is retained internally (the capacity for retention is one request per source). A retained interrupt request is output when the ICU.IRn.IR flag becomes 0. A retained interrupt request is automatically discarded once it is output as an actual interrupt request. The interrupt enable bit (the SPCR.SPTIE or SPCR.SPRIE bit) for an internally retained interrupt request can also be cleared to 0.

Table 35.12 Interrupt Sources of RSPI

Interrupt Source	Symbol	Interrupt Condition	DMAC/DTC Activation
Receive buffer full	SPRI	The receive buffer becomes full (the SPRF flag becomes 1) while the SPCR.SPRIE bit is 1.	Possible
Transmit buffer empty	SPTI	The transmit buffer becomes empty (the SPTEF flag becomes 1) while the SPCR.SPTIE bit is 1.	Possible
Errors (mode fault, underrun, overrun, and parity error)	SPEI	The SPSR.MODF, UDRF, OVRF, or PERF flag is set to 1 while the SPCR.SPEIE bit is 1.	Impossible
Idle	SPII	The SPSR.IDLNF flag is set to 0 while the SPCR2.SPIIE bit is 1.	Impossible

35.4 Link Operation by Event Linking

The RSPI0 supports the following event output for the event link controller (ELC). The event link output signal is output regardless of the interrupt enable bit setting.

35.4.1 Receive Buffer Full Event Output

This event signal is output when received data have been transferred from the shift register to the SPDR register on completion of serial transfer.

35.4.2 Transmit Buffer Empty Event Output

This event signal is output when data for transmission have been transferred from the transmit buffer to the shift register and when the value of the SPE bit has changed from 0 to 1.

35.4.3 Mode Fault, Underrun, Overrun, or Parity Error Event Output

(1) Mode Fault

Table 35.13 lists the occurrence conditions of a mode fault event.

Table 35.13 Occurrence Conditions of Mode Fault Event

	SPCR.MODFEN Bit	SSLA0 Pin	Remarks
Master (SPCR.MSTR bit = 1)	1	Active	Under the condition (the SPCR.MSTR bit is 1 and the MODFEN bit is 1), if the SPCR.SPMS bit is 0, mode fault error, overrun error, and parity error event output cannot be used. Do not set the ELSRn register to 52h.
Slave (SPCR.MSTR bit = 0)	1	Not active	Event is output only when the pin is deactivated during transmission.

(2) Underrun

The condition for this event signal being output in response to an underrun is the start of serial transfer with the transmit buffer containing no transmit data while the value of the SPCR.MSTR bit is 0 and the value of the SPCR.SPE bit is 1, in which case the UDRF and MODF flags are set to 1.

(3) Overrun

The condition for this event signal being output in response to an overrun is completion of serial transfer while the receive buffer contains data that have not been read and the value of the SPCR.TXMD bit is 0, in which case the OVRF flag is set to 1.

(4) Parity Error

The condition for this event signal being output in response to a parity error is detection of a parity error on completion of serial transfer while the value of the TXMD bit in SPCR is 0 and the value of the SPPE bit in SPCR2 is 1.

35.4.4 Idle Event Output

(1) In Master Mode

In master mode, an event is output when the condition for setting the IDLNF flag (idle flag) to 0 is satisfied.

(2) In Slave Mode

In slave mode, an event is output when the SPCR.SPE bit is set to 0 (RSPI is initialized).

35.4.5 Transmit End Event Output

During both SPI operation and clock synchronous operation in master mode, an event is output under the condition for setting the IDLNF flag (idle flag) from 1 to 0. In slave mode, an event is output under the conditions listed in Table 35.14.

Table 35.14 Generating Conditions of Transmit End Event (Slave mode)

RSPI Mode	Transmit Buffer State	Shift Register State	Others
SPI operation (SPMS = 0)	Empty	Empty	Negation of the SSLA0 input
Clock synchronous operation (SPMS = 1)	Empty	Empty	Even edge detection of the last RSPCKA for the last data

Whether the operation is in master mode or slave mode, an event is not output if 0 is written to the SPCR.SPE bit during transmission or the SPCR.SPE bit is cleared by the mode fault error.

35.5 Usage Notes

35.5.1 Setting Module Stop Function

Module stop control register B (MSTPCRB) can be used to enable or disable the RSPI. Immediately after a reset, operation of the RSPI is disabled. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

35.5.2 Note on Low Power Consumption Functions

When using the module stop function and entering a low power consumption mode other than sleep mode, set the SPCR.SPE bit to 0 before completing communication.

35.5.3 Notes on Starting Transfer

If the ICU.IRn.IR flag is 1 at the time transfer is to be started, an interrupt request is internally retained after transfer starts, and this can lead to unanticipated behavior of the ICU.IRn.IR flag.

When the ICU.IRn.IR flag is 1 at the time transfer is to start, follow the procedure below to clear interrupt requests before enabling operations (by setting the SPCR.SPE bit to 1).

1. Confirm that transfer has stopped (i.e. that the SPCR.SPE bit is 0).
2. Set the relevant interrupt enable bit (the SPCR.SPTIE or SPCR.SPRIE bit) to 0.
3. Read the relevant interrupt enable bit (the SPCR.SPTIE or SPCR.SPRIE bit) and confirm that its value is 0.
4. Set the ICU.IRn.IR flag to 0.

35.5.4 Notes on the SPRF and SPTEF flags

When polling the SPSR.SPRF flag and/or SPSR.SPTEF flag, set the SPCR.SPRIE bit and/or SPCR.SPTIE bit to 0.

36. CRC Calculator (CRCA)

The CRC (Cyclic Redundancy Check) calculator generates CRC codes.

36.1 Overview

Table 36.1 lists the specifications of the CRC calculator, and Figure 36.1 shows a block diagram of the CRC calculator.

Table 36.1 CRC Specifications

Item	Description	
Data size	8 bits	32 bits
Data for CRC calculation*1	CRC codes are generated for any desired data in 8n-bit units (where n is a whole number)	CRC codes are generated for any desired data in 32n-bit units (where n is a whole number)
CRC processor unit	8-bit parallel processing	32-bit parallel processing
CRC generating polynomial	One of three generating polynomials is selectable <ul style="list-style-type: none"> • 8-bit CRC $X^8 + X^2 + X + 1$ • 16-bit CRC $X^{16} + X^{15} + X^2 + 1$ $X^{16} + X^{12} + X^5 + 1$ 	One of two generating polynomials is selectable <ul style="list-style-type: none"> • 32-bit CRC $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8$ $+ X^7 + X^5 + X^4 + X^2 + X + 1$ $X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19}$ $+ X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^9 + X^8 + X^6 + 1$
CRC calculation switching	The order of the bits produced by CRC calculation can be switched for LSB first or MSB first communication	
Low power consumption	Module stop state can be set.	

Note 1. The circuit does not have a function to divide data for calculation into CRC calculation units. Write data in 8-bit or 32-bit units.





Figure 36.1 CRC Block Diagram

36.2 Register Descriptions

36.2.1 CRC Control Register (CRCCR)

Address(es): CRC.CRCCR 0008 8280h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	GPS[2:0]	CRC Generating Polynomial Switching	b2 b0 0 0 0: No calculation is executed. 0 0 1: 8-bit CRC ($X^8 + X^2 + X + 1$) 0 1 0: 16-bit CRC ($X^{16} + X^{15} + X^2 + 1$) 0 1 1: 16-bit CRC ($X^{16} + X^{12} + X^5 + 1$) 1 0 0: 32-bit CRC ($X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$) 1 0 1: 32-bit CRC ($X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^9 + X^8 + X^6 + 1$) 1 1 0: No calculation is executed. 1 1 1: No calculation is executed.	R/W
b5 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	LMS	CRC Calculation Switching	0: Generates CRC for LSB first communication. 1: Generates CRC for MSB first communication.	R/W
b7	DORCLR	CRCDOR Register Clear	1: Clears the CRCDOR register. This bit is read as 0.	W*1

Note 1. Only 1 can be written.

LMS Bit (CRC Calculation Switching)

The setting this bit selects the order of the bits of generated CRC codes. The bit selects transmission of the lower-order byte of the CRC code first for LSB first communication, or the higher-order byte first for MSB first communication. For details on the transmission and reception of CRC codes, refer to section 36.3, Operation.

DORCLR Bit (CRCDOR Register Clear)


Write 1 to this bit so that the CRCDOR register is set to 0000 0000h.

This bit is read as 0. Writing 0 to this bit has no effect.

36.2.2 CRC Data Input Register (CRCDIR)


- When 32-bit CRC is selected

Address(es): CRC.CRCDIR 0008 8284h



- When 16-bit or 8-bit CRC is selected

Address(es): CRC.CRCDIR 0008 8284h




The CRCDIR register is a readable and writable register. Write data for CRC calculation to this register.

When generating a 32-bit CRC, the CRCDIR register should be accessed in longword units. When generating a 8-bit or 16-bit CRC, the CRCDIR register should be accessed in byte units.

36.2.3 CRC Data Output Register (CRCDOR)


- When 32-bit CRC is selected

Address(es): CRC.CRCDOR 0008 8288h




- When 16-bit CRC is selected

Address(es): CRC.CRCDOR 0008 8288h



- When 8-bit CRC is selected

Address(es): CRC.CRCDOR 0008 8288h



The CRCDOR register is a readable and writable register.

The value after a reset is 0000 0000h. When calculating with the initial value set to a value other than 0000 0000h, rewrite the CRCDOR register.

Writing data to the CRCDIR register stores result of calculation in the CRCDOR register. In addition, following communication data, when a CRC code is written to the CRCDIR register and if the calculation result is 0000 0000h, there is no error in the communication data.

When a 32-bit CRC is selected, the CRCDOR register should be accessed in longword units. When a 16-bit CRC is selected, the CRCDOR register should be accessed in word units. When an 8-bit CRC is selected, the CRCDOR register should be accessed in byte units.

36.3 Operation

The CRC calculator generates CRC codes for use in LSB first or MSB first communication.

The following shows examples of generating the CRC code for input data (F0h) using the 16-bit CRC generating polynomial ($X^{16} + X^{12} + X^5 + 1$). In these examples, the value of the CRC data output register (CRCDOR) is cleared by setting the DORCLR bit to 1 to set the initial value for CRC calculation to 0000 0000h.




Figure 36.2 LSB First Data Transmission




Figure 36.3 MSB First Data Transmission




Figure 36.4 LSB First Data Reception




Figure 36.5 MSB First Data Reception

36.4 Usage Notes

36.4.1 Module Stop Function Setting

Operation of the CRC calculator can be disabled or enabled using the module stop control register B (MSTPCRB). After a reset, the CRC is in the module stop state. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

36.4.2 Note on Transmission

Note that the sequence of transmission for the CRC code differs according to whether transmission is LSB first or MSB first.




Figure 36.6 LSB First and MSB First Data Transmission

37. Trusted Secure IP (TSIP-Lite)

This MCU incorporates a Trusted Secure IP Lite (TSIP-Lite) module to provide security functions. The module consists of an access management circuit, encryption engine, and random number generator. In combination with the TSIP-Lite library, the TSIP-Lite can prevent eavesdropping (confidentiality), falsification of information (integrity), and impersonation (authenticity).

Key information to be used in encrypting and decrypting data is only stored within the TSIP-Lite, and any external access can be shut out to obtain a system with strong security.

37.1 Overview

Table 37.1 summarizes the specifications of the TSIP-Lite. Figure 37.1 shows a block diagram of the TSIP-Lite.

Table 37.1 Specifications of TSIP-Lite

Item	Description
Access control	Access management circuit <ul style="list-style-type: none"> In case of irregular access to the TSIP-Lite due to a falsified program or runaway execution of a program, this circuit blocks all subsequent access and stops the output of data from the TSIP-Lite.
Encryption engine	AES: Compliant with NIST FIPS PUB 197 algorithm <ul style="list-style-type: none"> Key sizes: 128 or 256 bits Block sizes: 128 bits Block cipher mode of operation <ul style="list-style-type: none"> ECB, CBC, CTR: Compliant with NIST SP 800-38A CMAC: Compliant with NIST SP 800-38B CCM: Compliant with NIST SP 800-38C GCM: Compliant with NIST SP 800-38D XTS: Compliant with NIST SP 800-38E GCTR Number of cycles for execution*1 <ul style="list-style-type: none"> ECB, CBC, CTR, CMAC, GCTR, XTS: <ul style="list-style-type: none"> 44 cycles of PCLKB for 128-bit keys, 61 cycles of PCLKB for 256-bit keys CCM: <ul style="list-style-type: none"> 88 cycles of PCLKB for 128-bit keys AES-GCM <ul style="list-style-type: none"> AES-GCM is realized by combining AES-GCTR and GHASH. Key management <ul style="list-style-type: none"> Keys are only valid within the TSIP-Lite. Only key generation information is output from the TSIP-Lite. Keys can be regenerated by the input of key generation information to the TSIP-Lite. Endian <ul style="list-style-type: none"> Big or little
Generation of random numbers	32-bit true random number generator <ul style="list-style-type: none"> The TSIP-Lite library can assemble 32-bit true random numbers to generate 128- or 256-bit true random numbers. The generated 128-bit and 256-bit true random numbers are used as keys in encrypting and decrypting data.
Protection against illicit key copying	<ul style="list-style-type: none"> An ID unique to the MCU (unique ID) is accessible from the access management circuit through the dedicated bus. Combining the unique ID with the key generation information prevents the illicit copying of the key to another MCU.
Supervisor mode	<ul style="list-style-type: none"> The supervisor mode signal is connected to the access management circuit and is used to limit control of the TSIP-Lite module to supervisor mode only.
Interrupt sources	Three These can be used as triggers for data transfer by the DMAC or DTC.
Low power consumption	Setting of the module stop state is possible.

Note 1. This does not include the overhead for calling functions of the TSIP-Lite library.




Figure 37.1 TSIP-Lite Block Diagram

37.2 Operation

37.2.1 Operating Modes and State Transitions

Figure 37.2 shows the state transitions of the TSIP-Lite.

Use of the TSIP-Lite security functions is only possible through use of the TSIP-Lite library provided by Renesas Electronics, in accordance with the state transitions as shown in the figure below.

When irregular access to the TSIP-Lite (access that violates the defined procedure) due to a falsified program or a program entering runaway execution, etc. is attempted, the access management circuit does not accept any subsequent access and stops the output of any data from the TSIP-Lite.




Figure 37.2 TSIP-Lite Operating Modes and State Transitions

Many of the security functions that the TSIP-Lite offers are applicable only in the encryption engine active mode. The operations that can be performed in this mode are given below.

- (1) Key Installation
- (2) Encryption and decryption
- (3) Key generation
- (4) Random number generation

37.2.2 Encryption Engine

Figure 37.3 shows processes of the encryption engine integrated in the TSIP-Lite.

The encryption engine, using the key generation information, performs plaintext to ciphertext encryption and ciphertext to plaintext decryption by hardware.

In no part of the encryption or decryption process, is key data or intermediate data ever exposed outside of the TSIP-Lite.




Figure 37.3 Encryption and Decryption processes by Encryption Engine

37.2.3 Key Installation

The key installation is the operation that safely converts the user key to the key generation information and stores it in flash memory. The procedure for installing the key data are given below.

- (1) The user uses the key (Key-2) used for encrypting the user key to encrypt the user key (Key-1) producing eKey-1.
- (2) The user sends the encrypted user key (eKey-1) to the TSIP-Lite over the serial interface.
- (3) The key generation information of the Key-2 (Index-2) contained in the TSIP-Lite library is used to recover the Key-2, which is then used to decrypt the user key.
- (4) The user key is converted to user key generation information (Index-1) using the unique ID and a random number, and stored in flash memory.

The installation process and flow chart are given in Figure 37.4 and Figure 37.5, respectively.

Once the key data is installed, the user key generation information (Index-1) can then be used to perform encryption or decryption.




Figure 37.4 Key Installation Process




Figure 37.5 Key Installation Flow Chart

37.2.4 Encryption and Decryption

The procedures for encrypting and decrypting data are given below.

- (1) Input the key generation information into the TSIP-Lite, and recover the key data.
- (2) Input the data to encrypt or decrypt into the TSIP-Lite. This converts plaintext into ciphertext, and ciphertext into plaintext.
- (3) Read the converted data.

The encryption engine has an input buffer and an output buffer, enabling encryption/decryption to proceed in parallel with data input/output.

Figure 37.6, Figure 37.7, and Figure 37.8 show the timing diagram, encryption flow, and decryption flow, respectively.




Figure 37.6 Encryption and Decryption Timing Diagram




Figure 37.7 Encryption Flow Chart




Figure 37.8 Decryption Flow Chart

37.2.5 Generating Key Generation Information (by Using Random Numbers)

Figure 37.9 shows the generating flow for the key generation information by using random numbers.




Figure 37.9 Key Generation Information Generating Flow Chart (Using Random Numbers)

37.2.6 Random Number Generation

Figure 37.10 shows the random number generation flow.




Figure 37.10 Random Number Generation Flow Chart

37.3 Interrupt

Table 37.2 lists the interrupt sources.

TSIP-Lite library uses interrupts caused by these interrupt sources. Do not set the ICU.IERm.IENj bits corresponding to these interrupt sources to 0.

Table 37.2 TSIP-Lite Interrupt Sources

Name	Interrupt Source	DTC Triggerable	DMAC Triggerable
RD	Data read ready	Yes	Yes
WR	Data write ready	Yes	Yes
Error	Illegal access detected	No	No

37.4 Usage Notes

37.4.1 Standby Mode

When standby mode is entered while the encryption engine is in processing, proper processing cannot be resumed after standby mode is exited. Standby mode should therefore be entered only after first entering TSIP-Lite disabled mode or TSIP-Lite enabled mode.

37.4.2 Setting the Module Stop Function

The module stop control register D (MSTPCRD) enables or disables operation of the TSIP-Lite. After a reset, the TSIP-Lite is stopped. After exiting the module stop state, the TSIP-Lite can be accessed. Refer to section 11, Low Power Consumption for details.

37.4.3 TSIP-Lite Library

Use of the TSIP-Lite requires the TSIP-Lite library provided by Renesas Electronics. Please contact our sales office for information regarding the TSIP-Lite library.

38. 12-Bit A/D Converter (S12ADH)

38.1 Overview

This MCU has three units of a 12-bit successive approximation A/D converter. Unit 0 and unit 1 can select analog input of up to 8 channels. Unit 2 can select analog input of up to 14 channels, temperature sensor output, or internal reference voltage.

The 12-bit A/D converter converts analog input of up to 8 selected channels (units 0 and 1), or up to 14 selected channels (unit 2), temperature sensor output, or internal reference voltage into a 12-bit digital value through successive approximation.

The A/D converter has three operating modes: single scan mode in which the arbitrarily selected analog inputs from 8 channels (units 0), 8 channels (unit 1), or 14 channels (unit 2) are converted in ascending channel order; continuous scan mode in which the arbitrarily selected analog inputs from 8 channels (units 0), 8 channels (unit 1), or 14 channels (unit 2) are continuously converted in ascending channel order; and group scan mode in which the arbitrarily selected analog inputs from 8 channels (units 0), 8 channels (unit 1), or 14 channels (unit 2) are arbitrarily divided into two groups (groups A and B) or three groups (groups A, B, and C) and converted in ascending channel order in each group.

In group scan mode, either two groups (groups A and B) or three groups (groups A, B, and C) is selected.

The conditions for scanning start of each group (A, B, and C) (synchronous trigger) can be independently selected, thus allowing A/D conversion of each group to be started independently.

During group priority operation, in addition to the above-mentioned operation, a trigger to start scanning for the priority group is accepted during scan for the low-priority group, and scan for the priority group is started after scan for the low-priority group was interrupted. The priority order is group A > group B > group C. Accordingly, as priority operation, when a trigger to start scanning for group B is accepted during scan for group C, group C scan is interrupted, and scan for group B is started. Likewise, when a trigger to start scanning for group A is accepted during scan for group C, group C scan is interrupted and scan for group A is started. In the same way, when a trigger to start scanning for group A is accepted during scan for group B, group B scan is interrupted and scan for group A is started.

The interrupted scan operation can be restarted after the scanning of the priority group is completed.

In double trigger mode, one analog input channel arbitrarily selected is converted in single scan mode or group scan mode (group A), and the resulting data of A/D conversion started by the first and second synchronous triggers are stored into different registers (duplication of A/D conversion data).

Self-diagnosis is executed once at the beginning of each scan, and one of the three voltages internally generated in the 12-bit A/D converter is converted.

The temperature sensor output or internal reference voltage can be selected in single scan mode and group scan mode. A/D conversion is performed on the temperature sensor output prior to internal reference voltage when both the temperature sensor output and internal reference voltage are selected.

The temperature sensor output or internal reference voltage cannot be selected in continuous scan mode.

The MCU incorporates the comparison function (with windows A and B). In addition, the value of A/D conversion and the reference value of the low side can be compared by a comparator.

Table 38.1 lists the specifications of the 12-bit A/D converter and Table 38.2 lists the functions of the 12-bit A/D converter. Figure 38.1 to Figure 38.5 show block diagrams of the 12-bit A/D converter.

Table 38.1 Specifications of 12-Bit A/D Converter (1/2)

Item	Description
Number of units	Three units (S12AD, S12AD1, and S12AD2)
Input channels	Eight channels for S12AD, eight channels for S12AD1, and 14 channels for S12AD2
Extended analog function	Temperature sensor output, internal reference voltage (S12AD2 only)
A/D conversion method	Successive approximation method
Resolution	12 bits
Conversion time	0.9 μ s per channel (when A/D conversion clock ADCLK = 60 MHz)
A/D conversion clock	Peripheral module clock PCLKB ^{*1} and A/D conversion clock ADCLK ^{*1} can be set so that the frequency ratio should be one of the following. PCLKB to ADCLK frequency ratio = 1:1, 2:1, 4:1, 1:2 ADCLK is set using the clock generation circuit. A/D conversion clock (ADCLK) can operate between 8 MHz at a minimum and 60 MHz at a maximum.
Data registers	<ul style="list-style-type: none"> • 30 registers for analog input (eight for S12AD, eight for S12AD1, and 14 for S12AD2), 1 for A/D-converted data duplication in double trigger mode per unit, and 2 for A/D-converted data duplication during extended operation in double trigger mode per unit. • One register for temperature sensor (S12AD2) • One register for internal reference (S12AD2) • One register for self-diagnosis per unit • The results of A/D conversion are stored in 12-bit A/D data registers. • The value obtained by adding up A/D-converted results is stored as a value in the number of bit for conversion accuracy + 2 bits/4 bits*2 in the A/D data registers in A/D-converted value addition mode. • Double trigger mode (selectable in single scan and group scan modes): The first piece of A/D-converted analog-input data on one selected channel is stored in the data register for the channel, and the second piece is stored in the duplication register. • Extended operation in double trigger mode (available for specific triggers): A/D-converted analog-input data on one selected channel is stored in the duplication register that is prepared for each type of trigger.
Operating modes	<p>Operating modes can be set independently for three units.</p> <ul style="list-style-type: none"> • Single scan mode: A/D conversion is performed only once on the analog inputs arbitrarily selected. A/D conversion is performed only once on the temperature sensor output (S12AD2). A/D conversion is performed only once on the internal reference voltage (S12AD2). • Continuous scan mode: A/D conversion is performed repeatedly on the analog inputs arbitrarily selected. • Group scan mode: Two (groups A and B) or three (groups A, B, and C) can be selected as the number of the groups to be used. (Only the combination of groups A and B can be selected when the number of the groups is two.) Analog inputs, temperature sensor output (S12AD2), and internal reference voltage (S12AD2) that are arbitrarily selected are divided into two groups (group A and B) or three groups (group A, B, and C), and A/D conversion of the analog input selected on a group basis is performed only once. The conditions for scanning start of groups A, B, and C (synchronous trigger) can be independently selected, thus allowing A/D conversion of each group to be started independently. • Group scan mode (when group priority control selected): If a priority-group trigger is input during scanning of the low-priority group, scan of the low-priority group is stopped and scan of the priority group is started. The priority order is group A (highest) > group B > group C (lowest). Whether or not to restart scanning of the low-priority group after processing for the high-priority group completes, is selectable. Rescan can also be set to start either from the beginning of the selected channel or the channel on which A/D conversion is not completed.
Conditions for A/D conversion start	<ul style="list-style-type: none"> • Software trigger • Synchronous trigger Trigger by the multi-function timer pulse unit (MTU), 8-bit timer (TMR), or event link controller (ELC). • Asynchronous trigger A/D conversion can be triggered by the external trigger ADTRG0# (S12AD), ADTRG1# (S12AD1), or ADTRG2# (S12AD2) pin (independently for three units).

Table 38.1 Specifications of 12-Bit A/D Converter (2/2)

Item	Description
Functions	<ul style="list-style-type: none"> • Channel-dedicated sample-and-hold function (three channels for S12AD and three channels for S12AD1) (Constant sampling can be set) • Variable sampling time (can be set per channel) • Self-diagnosis of 12-bit A/D converter • Selectable A/D-converted value addition mode or average mode • Analog input disconnection detection assist function (discharge function/precharge function) • Double trigger mode (duplication of A/D conversion data) • Automatic clear function of A/D data registers • Comparison function (windows A and B) • Order of channel conversion in each unit can be set. • Input signal amplification function of the programmable gain amplifier (each unit has 3 channels; either single-ended input or pseudo-differential input*³ can be selected)
Interrupt sources	<ul style="list-style-type: none"> • In the modes except double trigger mode and group scan mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of single scan. (independently for three units). • In double trigger mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of double scan (independently for three units). • In group scan mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of group A scan, whereas a group B scan end interrupt request (S12GBADI, S12GBADI1, or S12GBADI2) can be generated on completion of group B scan, and a group C scan end interrupt request (S12GCADI, S12GCADI1, or S12GCADI2) can be generated on completion of group C scan. • When double trigger mode is selected in group scan mode, an A/D scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of double scan of group A, and the corresponding scan end interrupt request (S12GBADI/S12GCADI, S12GBADI1/S12GCADI1, or S12GBADI2/S12GCADI2) can be generated on completion of group B and group C scan. • A compare interrupt request (S12CMPAI, S12CMPAI1, S12CMPAI2, S12CMPBI, S12CMPBI1, or S12CMPBI2) can be generated upon a match with the comparison condition for the digital compare function. • The S12ADI/S12ADI1/S12ADI2, S12GBADI/S12GBADI1/S12GBADI2, and S12GCADI/S12GCADI1/S12GCADI2 interrupts can trigger the DMA controller (DMAC) and data transfer controller (DTC).
Event link	<ul style="list-style-type: none"> • The event signal is generated when all scans are finished. • The event signal is generated depending on conditions for comparison function window in single scan mode. • Able to start scanning by a trigger from the ELC
Low power consumption function	<ul style="list-style-type: none"> • Module stop state can be set.*⁴, *⁵

Note 1. The peripheral module clock PCLKB frequency is set according to the setting of the SCKCR.PCKB[3:0] bits and the A/D conversion clock ADCLK frequency is set according to the setting of the SCKCR.PCKD[3:0] bits.

Note 2. The number of extended bits during addition differs depending on the addition count.
 2-bit extension: 1-time to 4-time conversion (add zero to three times)
 4-bit extension: 16-time conversion (add 15 times)

Note 3. Pseudo-differential amplification with common pins (PGAVSS0 and PGAVSS1) for three-shunt current sensing is possible.

Note 4. Refer to section 11, Low Power Consumption for details.

Note 5. Wait for 1 μ s or longer to start A/D conversion after release from the module stop state.

Table 38.2 Functions of 12-Bit A/D Converter (1/2)

Item	Pin Name, Abbreviation				
	Unit 0 (S12AD)	Unit 1 (S12AD1)	Unit 2 (S12AD2)		
Analog input channels	AN000 to AN007	AN100 to AN107	AN200 to AN211, AN216, AN217, internal reference voltage, temperature sensor output		
Conditions for A/D conversion start	Software	Software trigger	Enabled		
	Asynchronous trigger	Trigger input pin	ADTRG0#	ADTRG1# ADTRG2#	
	Synchronous trigger	Compare match/input capture from MTU0.TGRA	TRGA0N		
		Compare match/input capture from MTU1.TGRA	TRGA1N		
		Compare match/input capture from MTU2.TGRA	TRGA2N		
		Compare match/input capture from MTU3.TGRA	TRGA3N		
		Compare match/input capture from MTU4.TGRA or underflow (trough) of MTU4.TCNT in complementary PWM mode	TRGA4N		
		Compare match/input capture from MTU6.TGRA	TRGA6N		
		Compare match/input capture from MTU7.TGRA or underflow (trough) of MTU7.TCNT in complementary PWM mode	TRGA7N		
		Compare match from MTU0.TGRE	TRG0N		
		Compare match between MTU4.TADCORA and MTU4.TCNT	TRG4AN		
		Compare match between MTU4.TADCORB and MTU4.TCNT	TRG4BN		
		Compare match between MTU4.TADCORA and MTU4.TCNT, or compare match between MTU4.TADCORB and MTU4.TCNT	TRG4AN or TRG4BN		
		Compare match between MTU4.TADCORA and MTU4.TCNT, and compare match between MTU4.TADCORB and MTU4.TCNT (when interrupt skipping function 2 is used)	TRG4ABN		
		Compare match between MTU7.TADCORA and MTU7.TCNT	TRG7AN		
		Compare match between MTU7.TADCORB and MTU7.TCNT	TRG7BN		
		Compare match between MTU7.TADCORA and MTU7.TCNT, or compare match between MTU7.TADCORB and MTU7.TCNT	TRG7AN or TRG7BN		
		Compare match between MTU7.TADCORA and MTU7.TCNT, and compare match between MTU7.TADCORB and MTU7.TCNT (when interrupt skipping function 2 is used)	TRG7ABN		
		Compare match/input capture from MTU9.TGRA	TRGA9N		
		Compare match from MTU9.TGRE	TRG9N		
		Compare match/input capture from MTU0.TGRA, or compare match from MTU0.TGRE	TRGA0N or TRG0N		
		Compare match/input capture from MTU9.TGRA, or compare match from MTU9.TGRE	TRGA9N or TRG9N		
	Compare match/input capture from MTU0.TGRA, or compare match/input capture from MTU9.TGRA	TRGA0N or TRGA9N			
	Compare match from MTU0.TGRE, or compare match from MTU9.TGRE	TRG0N or TRG9N			
	Compare match/input capture from MTU9.TGRA, and compare match from MTU9.TGRE	TRG9AEN			
	Compare match/input capture from MTU0.TGRA, and compare match from MTU0.TGRE	TRG0AEN			
	Compare match/input capture from MTU0.TGRA, and compare match/input capture from MTU9.TGRA	TRGA09N			

Table 38.2 Functions of 12-Bit A/D Converter (2/2)

Item			Pin Name, Abbreviation		
			Unit 0 (S12AD)	Unit 1 (S12AD1)	Unit 2 (S12AD2)
Conditions for A/D conversion start	Synchronous trigger	Compare match from MTU0.TGRE, and compare match from MTU9.TGRE	TRG09N		
		Compare match between TMR0.TCORA and TMR0.TCNT	TMTRG0AN_0		
		Compare match between TMR2.TCORA and TMR2.TCNT	TMTRG0AN_1		
		Compare match between TMR4.TCORA and TMR4.TCNT	TMTRG0AN_2		
		Compare match between TMR6.TCORA and TMR6.TCNT	TMTRG0AN_3		
		ELC trigger	ELCTRG00N	ELCTRG10N	ELCTRG20N
	ELCTRG01N	ELCTRG11N	ELCTRG21N		
	ELCTRG00N or ELCTRG01N	ELCTRG10N or ELCTRG11N	ELCTRG20N or ELCTRG21N		
Channel-dedicated sample-and-hold function	Target channels	AN000 to AN002	AN100 to AN102	—	
Interrupts		S12ADI, S12GBADI, S12GCADI, S12CMPAI, S12CMPBI interrupt	S12ADI1, S12GBADI1, S12GCADI1, S12CMPAI1, S12CMPBI1 interrupt	S12ADI2, S12GBADI2, S12GCADI2, S12CMPAI2, S12CMPBI2 interrupt	
Setting of module stop function*1, *2		MSTPCRA.MSTPA 17 bit	MSTPCRA.MSTPA 16 bit	MSTPCRA.MSTPA 23 bit	

Note: When setting an A/D conversion start trigger to ADTRG0#, ADTRG1#, or ADTRG2#, set the pin mode control bit in the port mode register for the corresponding pin to 1 (peripheral functions), and set the pin function select bit in the pin function control register to ADTRG0#, ADTRG1#, or ADTRG2#. Refer to section 20, I/O Ports for details.

Note 1. Refer to section 11, Low Power Consumption for details.

Note 2. Wait for 1 μ s or longer to start A/D conversion after release from the module stop state.




Figure 38.1 Block Diagram of 12-Bit A/D Converter
(Product Without Pseudo-Differential Input to PGAs, Unit 0)




Figure 38.2 Block Diagram of 12-Bit A/D Converter (Product With Pseudo-Differential Input to PGAs, Unit 0)




Figure 38.3 Block Diagram of 12-Bit A/D Converter
(Product Without Pseudo-Differential Input to PGAs, Unit 1)




Figure 38.4 Block Diagram of 12-Bit A/D Converter (Product With Pseudo-Differential Input to PGAs, Unit 1)




Figure 38.5 Block Diagram of 12-Bit A/D Converter (Unit 2)

Table 38.3 lists the input/output pins of the 12-bit A/D converter.

There are three 12-bit A/D converter units, unit 0 (S12AD), unit 1 (S12AD1), and unit 2 (S12AD2), with operation independent of each other. The input channels of S12AD, S12AD1, and S12AD2 can be divided into three groups for operation.


Table 38.3 Input/Output Pins of 12-Bit A/D Converter

Unit	Pin Name	I/O	Function
Unit 0 (S12AD)	AVCC0	—	Analog power supply pin
	AVSS0	—	Analog ground pin
	AN000 to AN007	Input	Analog input pins
	ADTRG0#	Input	External trigger input pin for starting A/D conversion
	ADST0	Output	Output pin for state of the ADST bit
Unit 1 (S12AD1)	AVCC1	—	Analog power supply pin
	AVSS1	—	Analog ground pin
	AN100 to AN107	Input	Analog input pins
	ADTRG1#	Input	External trigger input pin for starting A/D conversion
	ADST1	Output	Output pin for state of the ADST bit
Unit 2 (S12AD2)	AVCC2	—	Analog power supply pin
	AVSS2	—	Analog ground pin
	AN200 to AN211, AN216, AN217	Input	Analog input pins
	ADTRG2#	Input	External trigger input pin for starting A/D conversion
	ADST2	Output	Output pin for state of the ADST bit

38.2 Register Descriptions

38.2.1 A/D Data Registers y (ADDRy) (y = 0 to 11, 16, 17), A/D Data Duplication Register (ADDBLDR), A/D Data Duplication Register A (ADDBLDRA), A/D Data Duplication Register B (ADDBLDRB), A/D Temperature Sensor Data Register (ADTSDR), A/D Internal Reference Voltage Data Register (ADOCDR)

Address(es): S12AD.ADDR0 0008 9020h, S12AD.ADDR1 0008 9022h, S12AD.ADDR2 0008 9024h, S12AD.ADDR3 0008 9026h, S12AD.ADDR4 0008 9028h, S12AD.ADDR5 0008 902Ah, S12AD.ADDR6 0008 902Ch, S12AD.ADDR7 0008 902Eh, S12AD.ADBLDR 0008 9018h, S12AD.ADBLDRA 0008 9084h, S12AD.ADBLDRB 0008 9086h, S12AD1.ADDR0 0008 9220h, S12AD1.ADDR1 0008 9222h, S12AD1.ADDR2 0008 9224h, S12AD1.ADDR3 0008 9226h, S12AD1.ADDR4 0008 9228h, S12AD1.ADDR5 0008 922Ah, S12AD1.ADDR6 0008 922Ch, S12AD1.ADDR7 0008 922Eh, S12AD1.ADBLDR 0008 9218h, S12AD1.ADBLDRA 0008 9284h, S12AD1.ADBLDRB 0008 9286h, S12AD2.ADDR0 0008 9420h, S12AD2.ADDR1 0008 9422h, S12AD2.ADDR2 0008 9424h, S12AD2.ADDR3 0008 9426h, S12AD2.ADDR4 0008 9428h, S12AD2.ADDR5 0008 942Ah, S12AD2.ADDR6 0008 942Ch, S12AD2.ADDR7 0008 942Eh, S12AD2.ADDR8 0008 9430h, S12AD2.ADDR9 0008 9432h, S12AD2.ADDR10 0008 9434h, S12AD2.ADDR11 0008 9436h, S12AD2.ADDR16 0008 9440h, S12AD2.ADDR17 0008 9442h, S12AD2.ADBLDR 0008 9418h, S12AD2.ADBLDRA 0008 9484h, S12AD2.ADBLDRB 0008 9486h, S12AD2.ADTSDR 0008 941Ah, S12AD2.ADOCDR 0008 941Ch



The ADDRy registers (y = 0 to 7: S12AD, y = 0 to 7: S12AD1, y = 0 to 11, 16, 17: S12AD2) are 16-bit read-only registers which store the A/D conversion results.

The ADDBLDR register is a 16-bit read-only register used in double trigger mode. The ADDBLDR register stores the results of A/D conversion when the conversion is started by the second trigger.

The ADDBLDRA and ADDBLDRB registers are 16-bit read-only registers that store the A/D conversion results in response to the respective triggers during extended operation in double trigger mode.

The ADTSDR register is a 16-bit read-only register that stores the A/D-converted value of the temperature sensor output.

The ADOCDR register is a 16-bit read-only register that stores the A/D conversion results of the internal reference voltage.

The format of each register differs depending on the conditions below.

- Settings of the A/D data register format select bit (ADDCER.ADRFMT) (right-justified or left-justified)
- Settings of the addition count select bits (ADADC.ADC[2:0]) (2-, 3-, 4-, or 16-time conversion)
- Settings of the average mode enable bit (ADADC.AVEE) (add or average)

The data formats for each given condition are shown below.

(1) When A/D-Converted Value Addition/Average Mode is Disabled

- Right-justified format
The A/D-converted value is stored in bits 11 to 0. Bits 15 to 12 are read as 0.
- Left-justified format
The A/D-converted value is stored in bits 15 to 4. Bits 3 to 0 are read as 0.

(2) When A/D-Converted Average Mode is Selected

- Right-justified format
The mean value of the A/D-converted results of the same channel is stored in bits 11 to 0. Bits 15 to 12 are read as 0.
- Left-justified format
The mean value of the A/D-converted results of the same channel is stored in bits 15 to 4. Bits 3 to 0 are read as 0.

A/D-converted value average mode can be set only when 2- or 4-time conversion is selected in A/D-converted value

addition mode.


(3) When A/D-Converted Value Addition Mode is Selected

- Right-justified format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times)
The value added by the A/D-converted value of the same channel is stored in bits 13 to 0.
Bits 15 and 14 are read as 0.
- Right-justified format (in A/D-converted value addition mode and when number of conversions is selected for 16 times)
The value added by the A/D-converted value of the same channel is stored in bits 15 to 0.
- Left-justified format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times)
The value added by the A/D-converted value of the same channel is stored in bits 15 to 2.
Bits 1 and 0 are read as 0.
- Left-justified format (in A/D-converted value addition mode and when number of conversions is selected for 16 times)
The value added by the A/D-converted value of the same channel is stored in bits 15 to 0.

When A/D-converted addition mode is selected, the value added by the A/D-converted value of the same channel is indicated. The number of A/D conversions can be set to 1, 2, 3, 4, or 16 times. If A/D-converted addition mode is selected, when the conversion count is set to 1 to 4 times, the value added by the A/D conversion result is retained in the A/D data register as 2-bit extended data of the conversion accuracy bits; when the conversion count is set to 16 times, the value added by the A/D conversion result is retained in the A/D data register as 4-bit extended data of the conversion accuracy bits. Even if A/D-converted value addition mode is selected, the value is stored in the A/D data register according to the settings of the A/D data register format select bits.

38.2.2 A/D Self-Diagnosis Data Register (ADRD)

Address(es): S12AD.ADRD 0008 901Eh, S12AD1.ADRD 0008 921Eh, S12AD2.ADRD 0008 941Eh



The ADRD register is a 16-bit read-only register that stores the A/D conversion results based on the 12-bit A/D converter's self-diagnosis. In addition to the A/D-converted value, the self-diagnosis status is included in. In the ADRD register, the different formats are used depending on the conditions below.

- Settings of the A/D data register format select bit (ADCER.ADRFMT) (right-justified or left-justified)

The A/D-converted value addition mode and A/D-converted value average mode cannot be applied to the A/D self-diagnosis function. If temperature sensor output or internal reference voltage is selected, self-diagnosis function cannot be selected. For details of self-diagnosis, refer to section 38.2.14, A/D Control Extended Register (ADCER).

The data formats for each given condition are shown below.

- Right-justified format
The A/D-converted value is stored in bits 11 to 0. The self-diagnosis status is stored in bits 15 and 14. Bits 13 and 12 are read as 0.
- Left-justified format
The A/D-converted value is stored in bits 15 to 4. The self-diagnosis status is stored in bits 1 and 0. Bits 3 and 2 are read as 0.

Table 38.4 Self-Diagnosis Status Description

Format Setting	Self-Diagnosis Status
00b	Self-diagnosis has never been executed since power-on.
01b	Self-diagnosis using the voltage of 0 V has been executed.
10b	Self-diagnosis using the voltage of $1/2 \times AVCC$ has been executed.
11b	Self-diagnosis using the voltage of AVCC has been executed.

Note: For details of self-diagnosis, refer to section 38.2.14, A/D Control Extended Register (ADCER).

38.2.3 A/D Control Register (ADCSR)

Address(es): S12AD.ADCSR 0008 9000h, S12AD1.ADCSR 0008 9200h, S12AD2.ADCSR 0008 9400h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
ADST	ADCS[1:0]	ADIE	—	—	TRGE	EXTRG	DBLE	GBADIE	—	DBLANS[4:0]					
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	DBLANS[4:0]	Double Trigger Channel Select	These bits select one analog input channel for double triggered operation. The setting is only effective while double trigger mode is selected.	R/W
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	GBADIE	Group B Scan End Interrupt Enable	0: Group B scan end interrupt is disabled. 1: Group B scan end interrupt is enabled.	R/W
b7	DBLE	Double Trigger Mode Select	0: Deselects double trigger mode. 1: Selects double trigger mode.	R/W
b8	EXTRG	Trigger Select	0: A/D conversion is started by synchronous trigger. 1: A/D conversion is started by asynchronous trigger.	R/W
b9	TRGE	Trigger Start Enable*1	0: Disables A/D conversion to be started by synchronous or asynchronous trigger. 1: Enables A/D conversion to be started by synchronous or asynchronous trigger.	R/W
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	ADIE	Scan End Interrupt Enable	0: Scan end interrupt is disabled. 1: Scan end interrupt is enabled.	R/W
b14, b13	ADCS[1:0]	Scan Mode Select	b14 b13 0 0: Single scan mode 0 1: Group scan mode 1 0: Continuous scan mode 1 1: Setting prohibited	R/W
b15	ADST	A/D Conversion Start*1	0: Stops A/D conversion process. 1: Starts A/D conversion process.	R/W

Note 1. To select AN000 to AN002, AN007, AN100 to AN102, and AN107, refer to section 38.3.2, Setting the Input Paths of AN000 to AN002, AN007, AN100 to AN102, and AN107.

The ADCSR register sets double trigger mode, A/D conversion start trigger; enables/disables scan end interrupt; selects the scan mode; and starts or stops A/D conversion.

DBLANS[4:0] Bits (Double Trigger Channel Select)

The DBLANS[4:0] bits select one of the channels for A/D conversion data duplication in double trigger mode. The A/D conversion results of the analog input of the channel selected by the DBLANS[4:0] bits are stored into the A/D data register y when conversion is started by the first trigger, and into the A/D data duplication register when started by the second trigger. Table 38.5 shows selection of the channel for double triggered operation.

When double trigger mode is selected, the channels selected by the ADANSA0 and ADANSA1 registers are invalid, and the channel selected by the DBLANS[4:0] bits is subjected to A/D conversion instead.

When double trigger mode is selected in group scan mode, double trigger mode operation is performed for group A only and not performed for group B or C. Also, in double trigger mode, the analog inputs of multiple channels, temperature sensor outputs, or internal reference voltage cannot be selected for group A, but can be selected for groups B and C.

The DBLANS[4:0] bits should be set while the ADST bit is 0. They should not be set simultaneously when 1 is written to the ADST bit.

Table 38.5 Relationship Between DBLANS[4:0] Bits Settings and Double Trigger Enabled Channels

DBLANS[4:0]	Duplication Channel		
	S12AD (Unit 0)	S12AD1 (Unit 1)	S12AD2 (Unit 2)
00000b	AN000	AN100	AN200
00001b	AN001	AN101	AN201
00010b	AN002	AN102	AN202
00011b	AN003	AN103	AN203
00100b	AN004	AN104	AN204
00101b	AN005	AN105	AN205
00110b	AN006	AN106	AN206
00111b	AN007	AN107	AN207
01000b	—	—	AN208
01001b	—	—	AN209
01010b	—	—	AN210
01011b	—	—	AN211
10000b	—	—	AN216
10001b	—	—	AN217

—: Do not specify this value.

Note: Duplication cannot be selected for the A/D conversion data of self-diagnosis, temperature sensor output, and internal reference voltage.

GBADIE Bit (Group B Scan End Interrupt Enable)

The GBADIE bit enables or disables group B scan end interrupt in group scan mode.

A group B scan end interrupt is provided individually for each unit. Table 38.6 shows the relationship between each unit and the scan end interrupt for group B.

Table 38.6 Relationship Between Each Unit and Group B Scan End Interrupt

Unit	Group B Scan End Interrupt
S12AD	S12GBADI
S12AD1	S12GBADI1
S12AD2	S12GBADI2

DBLE Bit (Double Trigger Mode Select)

Double trigger mode has a function to store the resulting data of A/D conversion started by the first and second synchronous triggers into separate registers.

When double trigger mode is selected, the channels specified in the ADANSA0 and ADANSA1 registers are invalid and the channel selected by the DBLANS[4:0] bits is effective instead. Double trigger mode can be only operated by the synchronous trigger selected by the ADSTRGR.TRSA[5:0] bits. Do not generate an asynchronous or software trigger. The A/D conversion results started by the first trigger are stored into the A/D data register y and those started by the second trigger are stored into the A/D data duplication register. In this case, when the ADIE bit is set to 1, the interrupt request is generated upon completion of the second conversion instead of upon completion of the first conversion. In continuous scan mode, double trigger mode should not be selected. In addition, double trigger mode should not be used for self-diagnosis, or conversion of the temperature sensor output and internal reference voltage. When using double trigger mode in group scan mode, A/D conversion of the temperature sensor output or internal reference voltage should not be selected for group A.

The DBLE bit should be set after the ADST bit has been set to 0.

EXTRG Bit (Trigger Select)

The EXTRG bit selects the synchronous trigger or the asynchronous trigger as the trigger for starting A/D conversion. To use an external pin (asynchronous trigger) to start A/D conversion, set the ADCSR.TRGE and ADCSR.EXTRG bits to 1 while the external trigger pin (ADTRG0#, ADTRG1#, or ADTRG2#) is being driven high. Then, if the ADTRG0#, ADTRG1#, or ADTRG2# signal is changed to low, the falling edge is detected and the scan process is started. In this case, the pulse width of the low-level input must be at least 1.5 clock cycles of PCLKB.

Table 38.7 lists the units and the corresponding external pins (asynchronous triggers).

Table 38.7 Relationship Between Each Unit and External Pin (Asynchronous Trigger)

Unit	External Pin (Asynchronous Trigger)
S12AD	ADTRG0#
S12AD1	ADTRG1#
S12AD2	ADTRG2#

TRGE Bit (Trigger Start Enable)

The TRGE bit enables or disables A/D conversion by the synchronous trigger and the asynchronous trigger. This bit should be set to 1 in group scan mode.

ADIE Bit (Scan End Interrupt Enable)

The ADIE bit enables or disables the A/D scan end interrupt in scans except for groups B and C scan in group scan mode. With double trigger mode deselected, the A/D scan conversion end interrupt is generated after the first scan is completed if the ADIE bit is set to 1.

With double trigger mode selected, the A/D scan conversion end interrupt is generated after the second scan is completed if the ADIE bit is set to 1 as long as the scan is started by the synchronous trigger selected by the ADSTRGR.TRSA[5:0] bits.

When scan is started by a software trigger, even with double trigger mode selected, the A/D scan conversion end interrupt is generated if the ADIE bit is set to 1 when the scan is completed. The A/D scan conversion end interrupt is provided individually for each unit. Table 38.8 shows the relationship between each unit and the A/D scan conversion end interrupt.

Table 38.8 Relationship Between Each Unit and A/D Scan Conversion End Interrupt

Unit	A/D Scan Conversion End Interrupt
S12AD	S12ADI
S12AD1	S12ADI1
S12AD2	S12ADI2

ADCS[1:0] Bits (Scan Mode Select)

The ADCS[1:0] bits selects the scan mode.

In single scan mode, A/D conversion is performed for the analog inputs for up to 8 channels for A/D converter unit 0, 8 channels for unit 1, and 14 channels for unit 2 selected with the ADANSA0 and ADANSA1 registers in the ascending order of arbitrary channel number, and the A/D conversion is stopped when one cycle of the A/D scan conversion is completed for all the selected channels.

The temperature sensor output or internal reference voltage can be selected; however, it cannot be selected with a channel input. Conversion of the temperature sensor output takes priority over that of internal reference voltage when both the temperature sensor output and internal reference voltage are selected.

In continuous scan mode, A/D conversion is performed for the analog inputs for up to 8 channels for A/D converter unit 0, 8 channels for unit 1, and 14 channels for unit 2 selected with the ADANSA0 and ADANSA1 registers in the ascending order of arbitrary channel number, and the A/D conversion is repeated from the first channel when one cycle

of the A/D scan conversion is completed for all the selected channels.

In continuous scan mode, selecting the temperature sensor output and internal reference voltage is prohibited.

In group scan mode, A/D conversion is performed for the analog inputs (group A) for up to 8 channels for A/D converter unit 0, 8 channels for unit 1, and 14 channels for unit 2 selected with the ADANSA0 and ADANSA1 registers in the ascending order of arbitrary channel number after scanning is started by the synchronous trigger selected by the ADSTRGR.TRSA[5:0] bits, and the A/D conversion is stopped when one cycle of the A/D scan conversion is completed for all the selected channels.

A/D conversion is also performed for the analog inputs (group B or C) for up to 8 channels for A/D converter unit 0, 8 channels for unit 1, and 14 channels for unit 2 selected with the ADANSB0 and ADANSB1 registers and the ADANSC0 and ADANSC1 registers in the ascending order of arbitrary channel number after A/D conversion is started by the synchronous trigger selected by the ADSTRGR.TRSB[5:0] bits and the ADGCTRGR.TRSC[5:0] bits, and when A/D conversion is completed for all the selected channels, A/D conversion is stopped.

The temperature sensor output or internal reference voltage can be selected; however, it cannot be selected with a channel input in the same group. Conversion of the temperature sensor output takes priority over that of internal reference voltage when both the temperature sensor output and internal reference voltage are selected.

When selecting group scan mode, different channels and triggers should be selected for groups A, B, and C.

When using two groups while group scan mode is set, use groups A and B (ADGCTRGR.GRCE bit = 0). When using three groups, use groups A, B, and C (ADGCTRGR.GRCE bit = 1).

The ADCS[1:0] bits should be set while the ADST bit is 0. They should not be set simultaneously when 1 is written to the ADST bit.

Table 38.9 Selection of Scan Mode, Double Trigger Mode, and Targets for A/D Conversion

Scan Mode Setup	Double Trigger Mode Setting	Targets for A/D Conversion				
		Self-Diagnosis	Analog Input (Including Group A)	Analog Input (Group B and Group C)	Temperature Sensor Output	Internal Reference Voltage
Single scan	DBLE = 0	✓	✓	×	✓	✓
	DBLE = 1	×	✓ (1 channel only)	×	×	×
Continuous scan	DBLE = 0	✓	✓	×	×	×
	DBLE = 1	×	×	×	×	×
Group scan	DBLE = 0	✓	✓	✓	✓	✓
	DBLE = 1	×	✓ (1 channel only)	✓	✓ (Group B and Group C)	✓ (Group B and Group C)

✓: Selectable, ×: Not selectable

ADST Bit (A/D Conversion Start)

The ADST bit starts or stops A/D conversion process.

Before the ADST bit is set to 1, set the A/D conversion clock, the conversion mode, and conversion target analog input.

[Setting conditions]

- 1 is written by software.
- The synchronous trigger selected by the ADSTRGR.TRSA[5:0] bits is detected with the ADCSR.EXTRG and ADCSR.TRGE bits being set to 0 and 1, respectively.
- The synchronous trigger selected by the ADSTRGR.TRSB[5:0] bits is detected with the ADCSR.TRGE bit being set to 1 in group scan mode.
- The asynchronous trigger is detected with the ADCSR.TRGE and ADCSR.EXTRG bits being set to 1 and the ADSTRGR.TRSA[5:0] bits being set to 000000b.
- With group priority control operation mode enabled (ADCSR.ADCS[1:0] bits = 01b and ADGSPCR.PGS bit = 1), a group B or C trigger is detected and A/D conversion of group B or C is started.

- With group priority control operation mode enabled (ADCSR.ADCS[1:0] bits = 01b and ADGSPCR.PGS bit = 1), the ADGSPCR.GBRP bit is set to 1 and A/D conversion of the lowest-priority group is started.

[Clearing conditions]

- 0 is written by software.
- The A/D conversion of all the selected channels, temperature sensor output, or the internal reference voltage (for S12AD2 only) is completed in single scan mode.
- Group A scan is completed in group scan mode.
- Group B scan is completed in group scan mode.
- Group C scan is completed in group scan mode.
- With group priority control operation mode enabled (ADCSR.ADCS[1:0] bits = 01b and ADGSPCR.PGS bit = 1), the ADGSPCR.GBRSCN bit is set to 1 and the scanning of the low-priority group started by a trigger is stopped.

Note: When group priority control operation mode has been enabled (ADCSR.ADCS[1:0] bits = 01b and ADGSPCR.PGS bit = 1), do not set the ADST bit to 1.

Note: When group priority control operation mode has been enabled (ADCSR.ADCS[1:0] bits = 01b and ADGSPCR.PGS bit = 1) and the ADGSPCR.GBRP bit = 1, do not set the ADST bit to 0. When forcibly terminating A/D conversion, follow the procedure for clearing the ADST bit.

Note: When the single-scan continuous function is used (ADGSPCR.GBRP bit = 1) with group priority control operation mode enabled (ADCSR.ADCS[1:0] bits = 01b and ADGSPCR.PGS bit = 1), the ADST bit remains as 1.

38.2.4 A/D Channel Select Register A0 (ADANSA0)

(1) S12AD.ADANSA0

Address(es): S12AD.ADANSA0 0008 9004h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	—	ANSA007	ANSA006	ANSA005	ANSA004	ANSA003	ANSA002	ANSA001	ANSA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSA000	A/D Conversion Channel Select	Select whether the voltages on AN000 to AN007*1 are to be converted or not.	R/W
b1	ANSA001		0: Not selected for conversion	R/W
b2	ANSA002		1: Selected for conversion	R/W
b3	ANSA003			R/W
b4	ANSA004			R/W
b5	ANSA005			R/W
b6	ANSA006			R/W
b7	ANSA007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. To select AN000 to AN002, and AN007, refer to section 38.3.2, Setting the Input Paths of AN000 to AN002, AN007, AN100 to AN102, and AN107.

The S12AD.ADANSA0 register selects analog input channels for A/D conversion from among AN000 to AN007. In group scan mode, this register selects group A channels.

ANSA0n Bit (A/D Conversion Channel Select) (n = 00 to 07)

The ANSA0n bit selects analog input channels for A/D conversion from among AN000 to AN007. The channels to be selected and the number of channels can be arbitrarily set. The ANSA000 bit corresponds to AN000 and the ANSA007 bit corresponds to AN007.

When double trigger mode is selected, the channel selected by the S12AD.ADCSR.DBLANS[4:0] bits is selected in group A, and the ANSA0n bit setting is invalid.

The ANSA0n bit should be set while the S12AD.ADCSR.ADST bit is 0.

(2) S12AD1.ADANSA0

Address(es): S12AD1.ADANSA0 0008 9204h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	ANSA007	ANSA006	ANSA005	ANSA004	ANSA003	ANSA002	ANSA001	ANSA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSA000	A/D Conversion Channel Select	Select whether the voltages on AN100 to AN107*1 are to be converted or not.	R/W
b1	ANSA001		0: Not selected for conversion	R/W
b2	ANSA002		1: Selected for conversion	R/W
b3	ANSA003			R/W
b4	ANSA004			R/W
b5	ANSA005			R/W
b6	ANSA006			R/W
b7	ANSA007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. To select AN100 to AN102, and AN107, refer to section 38.3.2, Setting the Input Paths of AN000 to AN002, AN007, AN100 to AN102, and AN107.

The S12AD1.ADANSA0 register selects analog input channels for A/D conversion from among AN100 to AN107. In group scan mode, this register selects group A channels.

ANSA0n Bit (A/D Conversion Channel Select) (n = 00 to 07)

The ANSA0n bit selects analog input channels for A/D conversion from among AN100 to AN107. The channels to be selected and the number of channels can be arbitrarily set. The ANSA000 bit corresponds to AN100 and the ANSA007 bit corresponds to AN107.

When double trigger mode is selected, the channel selected by the S12AD1.ADCSR.DBLANS[4:0] bits is selected in group A, and the ANSA0n bit setting is invalid.

The ANSA0n bit should be set while the S12AD1.ADCSR.ADST bit is 0.

(3) S12AD2.ADANSA0

Address(es): S12AD2.ADANSA0 0008 9404h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	ANSA011	ANSA010	ANSA009	ANSA008	ANSA007	ANSA006	ANSA005	ANSA004	ANSA003	ANSA002	ANSA001	ANSA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSA000	A/D Conversion Channel Select	Select whether the voltages on AN200 to AN211 are to be converted or not.	R/W
b1	ANSA001		0: Not selected for conversion	R/W
b2	ANSA002		1: Selected for conversion	R/W
b3	ANSA003			R/W
b4	ANSA004			R/W
b5	ANSA005			R/W
b6	ANSA006			R/W
b7	ANSA007			R/W
b8	ANSA008			R/W
b9	ANSA009			R/W
b10	ANSA010			R/W
b11	ANSA011			R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD2.ADANSA0 register selects analog input channels for A/D conversion from among AN200 to AN211. In group scan mode, this register selects group A channels.

ANSA0n Bit (A/D Conversion Channel Select) (n = 00 to 11)

The ANSA0n bit selects analog input channels for A/D conversion from among AN200 to AN211. The channels to be selected and the number of channels can be arbitrarily set. The ANSA000 bit corresponds to AN200 and the ANSA011 bit corresponds to AN211.


When A/D conversion is performed for the temperature sensor output or internal reference voltage for group A either in single scan mode or in group scan mode, set the register to 0000h. Do not select analog input channels.

When double trigger mode is selected, the channel selected by the S12AD2.ADCSR.DBLANS[4:0] bits is selected in group A, and the ANSA0n bit setting is invalid.

The ANSA0n bit should be set while the S12AD2.ADCSR.ADST bit is 0.

38.2.5 A/D Channel Select Register A1 (ADANSA1)

Address(es): S12AD2.ADANSA1 0008 9406h



Bit	Symbol	Bit Name	Description	R/W
b0	ANSA100	A/D Conversion Channel Select	Select whether the voltages on AN216 to AN217 are to be converted or not.	R/W
b1	ANSA101		0: Not selected for conversion 1: Selected for conversion	R/W
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD2.ADANSA1 register selects analog input channels for A/D conversion from among AN216 to AN217. In group scan mode, this register selects group A channels.

ANSA1n Bit (A/D Conversion Channel Select) (n = 00, 01)

The ANSA1n bit selects analog input channels for A/D conversion from among AN216 to AN217. The channels to be selected and the number of channels can be arbitrarily set. The ANSA100 bit corresponds to AN216 and the ANSA101 bit corresponds to AN217.

When A/D conversion is performed for the temperature sensor output or internal reference voltage for group A either in single scan mode or in group scan mode, set the register to 0000h. Do not select analog input channels.

When double trigger mode is selected, the channel selected by the S12AD2.ADCSR.DBLANS[4:0] bits is selected in group A, and the ANSA1n bit setting is invalid.

The ANSA1n bit should be set while the S12AD2.ADCSR.ADST bit is 0.

38.2.6 A/D Channel Select Register B0 (ADANSB0)

(1) S12AD.ADANSB0

Address(es): S12AD.ADANSB0 0008 9014h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	—	ANSB0 07	ANSB0 06	ANSB0 05	ANSB0 04	ANSB0 03	ANSB0 02	ANSB0 01	ANSB0 00
Value after reset:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSB000	A/D Conversion Channel Select	Select whether the voltages on AN000 to AN007*1 are to be converted or not.	R/W
b1	ANSB001		0: Not selected for conversion	R/W
b2	ANSB002		1: Selected for conversion	R/W
b3	ANSB003			R/W
b4	ANSB004			R/W
b5	ANSB005			R/W
b6	ANSB006			R/W
b7	ANSB007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. To select AN000 to AN002, and AN007, refer to section 38.3.2, Setting the Input Paths of AN000 to AN002, AN007, AN100 to AN102, and AN107.

The S12AD.ADANSB0 register selects analog input channels for A/D conversion from among AN000 to AN007 in group B when group scan mode is selected. The S12AD.ADANSB0 register is not used in any scan mode other than group scan mode.

ANSB0n Bit (A/D Conversion Channel Select) (n = 00 to 07)

The ANSB0n bit selects analog input channels for A/D conversion from among AN000 to AN007 in group B when group scan mode is selected. The S12AD.ADANSB0 register is used for group scan mode only; not used for any other modes. The channels specified in group A (the S12AD.ADANSA0 register), the channels specified in group C (the S12AD.ADANSC0 register), and the channels corresponding to group A, selected with the S12AD.ADCSR.DBLANS[4:0] bits in double trigger mode should be excluded as the channels to be selected and the number of channels to be set.

The ANSB000 bit corresponds to AN000 and the ANSB007 bit corresponds to AN007.

The ANSB0n bit should be set while the S12AD.ADCSR.ADST bit is 0.

(2) S12AD1.ADANSB0

Address(es): S12AD1.ADANSB0 0008 9214h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	ANSB007	ANSB006	ANSB005	ANSB004	ANSB003	ANSB002	ANSB001	ANSB000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSB000	A/D Conversion Channel Select	Select whether the voltages on AN100 to AN107*1 are to be converted or not.	R/W
b1	ANSB001		0: Not selected for conversion	R/W
b2	ANSB002		1: Selected for conversion	R/W
b3	ANSB003			R/W
b4	ANSB004			R/W
b5	ANSB005			R/W
b6	ANSB006			R/W
b7	ANSB007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. To select AN100 to AN102, and AN107, refer to section 38.3.2, Setting the Input Paths of AN000 to AN002, AN007, AN100 to AN102, and AN107.

The S12AD1.ADANSB0 register selects analog input channels for A/D conversion from among AN100 to AN107 in group B when group scan mode is selected. The S12AD1.ADANSB0 register is not used in any scan mode other than group scan mode.

ANSB0n Bit (A/D Conversion Channel Select) (n = 00 to 07)

The ANSB0n bit selects analog input channels for A/D conversion from among AN100 to AN107 in group B when group scan mode is selected. The S12AD1.ADANSB0 register is used for group scan mode only; not used for any other modes. The channels specified in group A (the S12AD1.ADANSA0 register), the channels specified in group C (the S12AD1.ADANSC0 register), and the channels corresponding to group A, selected with the S12AD1.ADCSR.DBLANS[4:0] bits in double trigger mode should be excluded as the channels to be selected and the number of channels to be set.

The ANSB000 bit corresponds to AN100 and the ANSB007 bit corresponds to AN107.

The ANSB0n bit should be set while the S12AD1.ADCSR.ADST bit is 0.

(3) S12AD2.ADANSB0

Address(es): S12AD2.ADANSB0 0008 9414h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	ANSB011	ANSB010	ANSB009	ANSB008	ANSB007	ANSB006	ANSB005	ANSB004	ANSB003	ANSB002	ANSB001	ANSB000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSB000	A/D Conversion Channel Select	Select whether the voltages on AN200 to AN211 are to be converted or not.	R/W
b1	ANSB001		0: Not selected for conversion	R/W
b2	ANSB002		1: Selected for conversion	R/W
b3	ANSB003			R/W
b4	ANSB004			R/W
b5	ANSB005			R/W
b6	ANSB006			R/W
b7	ANSB007			R/W
b8	ANSB008			R/W
b9	ANSB009			R/W
b10	ANSB010			R/W
b11	ANSB011			R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD2.ADANSB0 register selects analog input channels for A/D conversion from among AN200 to AN211 in group B when group scan mode is selected. The S12AD2.ADANSB0 register is not used in any scan mode other than group scan mode.

ANSB0n Bit (A/D Conversion Channel Select) (n = 00 to 11)

The ANSB0n bit selects analog input channels for A/D conversion from among AN200 to AN211 in group B when group scan mode is selected. The S12AD2.ADANSB0 register is used for group scan mode only; not used for any other modes. The channels specified in group A (the S12AD2.ADANSA0 and S12AD2.ADANSA1 registers), the channels specified in group C (the S12AD2.ADANSC0 and S12AD2.ADANSC1 registers), and the channels corresponding to group A, selected with the S12AD2.ADCSR.DBLANS[4:0] bits in double trigger mode should be excluded as the channels to be selected and the number of channels to be set.


When A/D conversion is performed for the temperature sensor output or internal reference voltage for group B in group scan mode, set the register to 0000h. Do not select analog input channels.

The ANSB000 bit corresponds to AN200 and the ANSB011 bit corresponds to AN211.

The ANSB0n bit should be set while the S12AD2.ADCSR.ADST bit is 0.

38.2.7 A/D Channel Select Register B1 (ADANSB1)

Address(es): S12AD2.ADANSB1 0008 9416h



Bit	Symbol	Bit Name	Description	R/W
b0	ANSB100	A/D Conversion Channel Select	Select whether the voltages on AN216 to AN217 are to be converted or not.	R/W
b1	ANSB101		0: Not selected for conversion 1: Selected for conversion	R/W
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD2.ADANSB1 register selects analog input channels for A/D conversion from among AN216 to AN217 in group B when group scan mode is selected. The S12AD2.ADANSB1 register is not used in any scan mode other than group scan mode.

ANSB1n Bit (A/D Conversion Channel Select) (n = 00, 01)

The ANSB1n bit selects analog input channels for A/D conversion from among AN216 to AN217 in group B when group scan mode is selected. The S12AD2.ADANSB1 register is used for group scan mode only; not used for any other modes. The channels specified in group A (the S12AD2.ADANSA0 and S12AD2.ADANSA1 registers), the channels specified in group C (the S12AD2.ADANSC0 and S12AD2.ADANSC1 registers), and the channels corresponding to group A, selected with the S12AD2.ADCSR.DBLANS[4:0] bits in double trigger mode should be excluded as the channels to be selected and the number of channels to be set.

When A/D conversion is performed for the temperature sensor output or internal reference voltage for group B in group scan mode, set the register to 0000h. Do not select analog input channels.

The ANSB100 bit corresponds to AN216 and the ANSB101 bit corresponds to AN217.

The ANSB1n bit should be set while the S12AD2.ADCSR.ADST bit is 0.

38.2.8 A/D Channel Select Register C0 (ADANSC0)

(1) S12AD.ADANSC0

Address(es): S12AD.ADANSC0 0008 90D4h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	—	ANSC007	ANSC006	ANSC005	ANSC004	ANSC003	ANSC002	ANSC001	ANSC000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSC000	A/D Conversion Channel Select	Select whether the voltages on AN000 to AN007*1 are to be converted or not.	R/W
b1	ANSC001		0: Not selected for conversion	R/W
b2	ANSC002		1: Selected for conversion	R/W
b3	ANSC003			R/W
b4	ANSC004			R/W
b5	ANSC005			R/W
b6	ANSC006			R/W
b7	ANSC007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. To select AN000 to AN002, and AN007, refer to section 38.3.2, Setting the Input Paths of AN000 to AN002, AN007, AN100 to AN102, and AN107.

The S12AD.ADANSC0 register selects analog input channels for A/D conversion from among AN000 to AN007 in group C when group scan mode is selected. The S12AD.ADANSC0 register is not used in any scan mode other than group scan mode.

ANSC0n Bit (A/D Conversion Channel Select) (n = 00 to 07)

The ANSC0n bit selects analog input channels for A/D conversion from among AN000 to AN007 in group C when group scan mode is selected. The S12AD.ADANSC0 register is used for group scan mode only; not used for any other modes. The channels specified in group A (the S12AD.ADANSA0 register), the channels specified in group B (the S12AD.ADANSB0 register), and the channels corresponding to group A, selected with the S12AD.ADCSR.DBLANS[4:0] bits in double trigger mode should be excluded as the channels to be selected and the number of channels to be set.

The ANSC000 bit corresponds to AN000 and the ANSC007 bit corresponds to AN007.

The ANSC0n bit should be set while the S12AD.ADCSR.ADST bit is 0.

(2) S12AD1.ADANSC0

Address(es): S12AD1.ADANSC0 0008 92D4h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	ANSC007	ANSC006	ANSC005	ANSC004	ANSC003	ANSC002	ANSC001	ANSC000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSC000	A/D Conversion Channel Select	Select whether the voltages on AN100 to AN107*1 are to be converted or not.	R/W
b1	ANSC001		0: Not selected for conversion	R/W
b2	ANSC002		1: Selected for conversion	R/W
b3	ANSC003			R/W
b4	ANSC004			R/W
b5	ANSC005			R/W
b6	ANSC006			R/W
b7	ANSC007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. To select AN100 to AN102, and AN107, refer to section 38.3.2, Setting the Input Paths of AN000 to AN002, AN007, AN100 to AN102, and AN107.

The S12AD1.ADANSC0 register selects analog input channels for A/D conversion from among AN100 to AN107 in group C when group scan mode is selected. The S12AD1.ADANSC0 register is not used in any scan mode other than group scan mode.

ANSC0n Bit (A/D Conversion Channel Select) (n = 00 to 07)

The ANSC0n bit selects analog input channels for A/D conversion from among AN100 to AN107 in group C when group scan mode is selected. The S12AD1.ADANSC0 register is used for group scan mode only; not used for any other modes. The channels specified in group A (the S12AD1.ADANSA0 register), the channels specified in group B (the S12AD1.ADANSB0 register), and the channels corresponding to group A, selected with the S12AD1.ADCSR.DBLANS[4:0] bits in double trigger mode should be excluded as the channels to be selected and the number of channels to be set.

The ANSC000 bit corresponds to AN100 and the ANSC007 bit corresponds to AN107.

The ANSC0n bit should be set while the S12AD1.ADCSR.ADST bit is 0.

(3) S12AD2.ADANSC0

Address(es): S12AD2.ADANSC0 0008 94D4h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	ANSC011	ANSC010	ANSC009	ANSC008	ANSC007	ANSC006	ANSC005	ANSC004	ANSC003	ANSC002	ANSC001	ANSC000
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	ANSC000	A/D Conversion Channel Select	Select whether the voltages on AN200 to AN211 are to be converted or not.	R/W
b1	ANSC001		0: Not selected for conversion	R/W
b2	ANSC002		1: Selected for conversion	R/W
b3	ANSC003			R/W
b4	ANSC004			R/W
b5	ANSC005			R/W
b6	ANSC006			R/W
b7	ANSC007			R/W
b8	ANSC008			R/W
b9	ANSC009			R/W
b10	ANSC010			R/W
b11	ANSC011			R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD2.ADANSC0 register selects analog input channels for A/D conversion from among AN200 to AN211 in group C when group scan mode is selected. The S12AD2.ADANSC0 register is not used in any scan mode other than group scan mode.

ANSC0n Bit (A/D Conversion Channel Select) (n = 00 to 11)

The ANSC0n bit selects analog input channels for A/D conversion from among AN200 to AN211 in group C when group scan mode is selected. The S12AD2.ADANSC0 register is used for group scan mode only; not used for any other modes. The channels specified in group A (the S12AD2.ADANSA0 and S12AD2.ADANSA1 registers), the channels specified in group B (the S12AD2.ADANSB0 and S12AD2.ADANSB1 registers), and the channels corresponding to group A, selected with the S12AD2.ADCSR.DBLANS[4:0] bits in double trigger mode should be excluded as the channels to be selected and the number of channels to be set.

When A/D conversion is performed for the temperature sensor output or internal reference voltage for group C in group scan mode, set the register to 0000h. Do not select analog input channels.

The ANSC000 bit corresponds to AN200 and the ANSC011 bit corresponds to AN211.

The ANSC0n bit should be set while the S12AD2.ADCSR.ADST bit is 0.

38.2.9 A/D Channel Select Register C1 (ADANSC1)

Address(es): S12AD2.ADANSC1 0008 94D6h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ANSC1 01	ANSC1 00
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSC100	A/D Conversion Channel Select	Select whether the voltages on AN216 to AN217 are to be converted or not.	R/W
b1	ANSC101		0: Not selected for conversion 1: Selected for conversion	R/W
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD2.ADANSC1 register selects analog input channels for A/D conversion from among AN216 to AN217 in group C when group scan mode is selected. The S12AD2.ADANSC1 register is not used in any scan mode other than group scan mode.

ANSC1n Bit (A/D Conversion Channel Select) (n = 00, 01)

The ANSC1n bit selects analog input channels for A/D conversion from among AN216 to AN217 in group C when group scan mode is selected. The S12AD2.ADANSC1 register is used for group scan mode only; not used for any other modes. The channels specified in group A (the S12AD2.ADANSA0 and S12AD2.ADANSA1 registers), the channels specified in group B (the S12AD2.ADANSB0 and S12AD2.ADANSB1 registers), and the channels corresponding to group A, selected with the S12AD2.ADCSR.DBLANS[4:0] bits in double trigger mode should be excluded as the channels to be selected and the number of channels to be set.

When A/D conversion is performed for the temperature sensor output or internal reference voltage for group C in group scan mode, set the register to 0000h. Do not select analog input channels.


The ANSC100 bit corresponds to AN216 and the ANSC101 bit corresponds to AN217.

The ANSC1n bit should be set while the S12AD2.ADCSR.ADST bit is 0.

38.2.10 A/D Channel Conversion Order Setting Register n (ADSCSn) (n = 0 to 13)

(1) S12AD.ADSCSn (n = 0 to 7)

Address(es): S12AD.ADSCS0 0008 91C0h, S12AD.ADSCS1 0008 91C1h, S12AD.ADSCS2 0008 91C2h, S12AD.ADSCS3 0008 91C3h, S12AD.ADSCS4 0008 91C4h, S12AD.ADSCS5 0008 91C5h, S12AD.ADSCS6 0008 91C6h, S12AD.ADSCS7 0008 91C7h



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	—	Specify the order of channels for conversion by the 12-bit A/D converter. The channel with the number set in an ADSCSn register is the (n+1)th to be converted (refer to Table 38.10).	R/W

The ADSCSn register specifies the order of channels for conversion by the 12-bit A/D converter unit 0.

The order of conversion is set in the order AN000, AN001, ..., AN007 after a reset.

To change the order, change the values in the ADSCSn registers.

To use the channel-dedicated sample-and-hold circuit for AN000 to AN002, set the corresponding channel in any of the ADSCS0, ADSCS1, or ADSCS2 register. When setting them to the ADSCS3 to ADSCS7 registers, the results of conversion for the channels are not guaranteed.


If a specified channel is not selected for conversion in the channel selection registers (ADANSA0, ADANSB0, and ADANSC0), A/D conversion of the corresponding channel does not proceed. Set the channels for conversion in order starting from the ADSCS0 register, and set all the channels other than those above in the rest of the registers. Do not set the same value to plural registers.

Table 38.10 Relationship Between the Value After Reset of the A/D Channel Conversion Order Setting Register n (ADSCSn) and Conversion Order

Register Symbol	Order of Conversion	Value After Reset	Channel Numbers that Can be Set:
ADSCS0	First	00h	00h to 07h (for AN000 to AN007)
ADSCS1	Second	01h	
ADSCS2	Third	02h	
ADSCS3	Fourth	03h	
ADSCS4	Fifth	04h	
ADSCS5	Sixth	05h	
ADSCS6	Seventh	06h	
ADSCS7	Eighth	07h	

(2) S12AD1.ADSCSn (n = 0 to 7)

Address(es): S12AD1.ADSCS0 0008 93C0h, S12AD1.ADSCS1 0008 93C1h, S12AD1.ADSCS2 0008 93C2h, S12AD1.ADSCS3 0008 93C3h, S12AD1.ADSCS4 0008 93C4h, S12AD1.ADSCS5 0008 93C5h, S12AD1.ADSCS6 0008 93C6h, S12AD1.ADSCS7 0008 93C7h



Value after reset: (Refer to Table 38.11)

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	—	Specify the order of channels for conversion by the 12-bit A/D converter. The channel with the number set in an ADSCSn register is the (n+1)th to be converted (refer to Table 38.11).	R/W

The ADSCSn register specifies the order of channels for conversion by the 12-bit A/D converter unit 1.

The order of conversion is set in the order AN100, AN101, ..., AN107 after a reset.

To change the order, change the values in the ADSCSn registers.

To use the channel-dedicated sample-and-hold circuit for AN100 to AN102, set the corresponding channel in any of the ADSCS0, ADSCS1, or ADSCS2 register. When setting them to the ADSCS3 to ADSCS7 registers, the results of conversion for the channels are not guaranteed.


If a specified channel is not selected for conversion in the channel selection registers (ADANSA0, ADANSB0, and ADANSC0), A/D conversion of the corresponding channel does not proceed. Set the channels for conversion in order starting from the ADSCS0 register, and set all the channels other than those above in the rest of the registers. Do not set the same value to plural registers.

Table 38.11 Relationship Between the Value After Reset of the A/D Channel Conversion Order Setting Register n (ADSCSn) and Conversion Order

Register Symbol	Order of Conversion	Value After Reset	Channel Numbers that Can be Set:
ADSCS0	First	00h	00h to 07h (for AN100 to AN107)
ADSCS1	Second	01h	
ADSCS2	Third	02h	
ADSCS3	Fourth	03h	
ADSCS4	Fifth	04h	
ADSCS5	Sixth	05h	
ADSCS6	Seventh	06h	
ADSCS7	Eighth	07h	

(3) S12AD2.ADSCSn (n = 0 to 13)

Address(es): S12AD2.ADSCS0 0008 95C0h, S12AD2.ADSCS1 0008 95C1h, S12AD2.ADSCS2 0008 95C2h, S12AD2.ADSCS3 0008 95C3h, S12AD2.ADSCS4 0008 95C4h, S12AD2.ADSCS5 0008 95C5h, S12AD2.ADSCS6 0008 95C6h, S12AD2.ADSCS7 0008 95C7h, S12AD2.ADSCS8 0008 95C8h, S12AD2.ADSCS9 0008 95C9h, S12AD2.ADSCS10 0008 95CAh, S12AD2.ADSCS11 0008 95CBh, S12AD2.ADSCS12 0008 95D0h, S12AD2.ADSCS13 0008 95D1h



Value after reset: (Refer to Table 38.12)

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	—	Specify the order of channels for conversion by the 12-bit A/D converter. The channel with the number set in an ADSCSn register is the (n+1)th to be converted (refer to Table 38.12).	R/W

The ADSCSn register specifies the order of channels for conversion by the 12-bit A/D converter unit 2.

The order of conversion is set in the order AN200, AN201, ..., AN211, AN216, and AN217 after a reset.

To change the order, change the values in the ADSCSn registers.

If a specified channel is not selected for conversion in the channel selection registers (ADANSA0/1, ADANSB0/1, and ADANSC0/1), A/D conversion of the corresponding channel does not proceed. Set the channels for conversion in order starting from the ADSCS0 register, and set all the channels other than those above in the rest of the registers. Do not set the same value to plural registers.

Furthermore, the places of the temperature sensor output and internal reference voltage in the order of conversion are fixed.

Table 38.12 Relationship Between the Value After Reset of the A/D Channel Conversion Order Setting Register n (ADSCSn) and Conversion Order

Register Symbol	Order of Conversion	Value After Reset	Channel Numbers that Can be Set:
ADSCS0	First	00h	00h to 0Bh, 10h, and 11h (for AN200 to AN211, AN216, AN217)
ADSCS1	Second	01h	
ADSCS2	Third	02h	
ADSCS3	Fourth	03h	
ADSCS4	Fifth	04h	
ADSCS5	Sixth	05h	
ADSCS6	Seventh	06h	
ADSCS7	Eighth	07h	
ADSCS8	Ninth	08h	
ADSCS9	Tenth	09h	
ADSCS10	Eleventh	0Ah	
ADSCS11	Twelfth	0Bh	
ADSCS12	Thirteenth	10h	
ADSCS13	Fourteenth	11h	

38.2.11 A/D-Converted Value Addition/Average Function Channel Select Register 0 (ADADS0)

(1) S12AD.ADADS0

Address(es): S12AD.ADADS0 0008 9008h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	—	ADS007	ADS006	ADS005	ADS004	ADS003	ADS002	ADS001	ADS000
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b0	ADS000	A/D-Converted Value Addition/Average Channel Select	Set an A/D-converted value addition/average mode for AN000 to AN007.	R/W
b1	ADS001		0: A/D-converted value addition/average mode is disabled	R/W
b2	ADS002		1: A/D-converted value addition/average mode is enabled	R/W
b3	ADS003			R/W
b4	ADS004			R/W
b5	ADS005			R/W
b6	ADS006			R/W
b7	ADS007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD.ADADS0 register selects channels AN000 to AN007 on which A/D conversion is performed successively 2, 3, 4, or 16 times and then converted values are added (integrated) or averaged.

ADS0n Bit (A/D-Converted Value Addition/Average Channel Select) (n = 00 to 07)

When the ADS0n bit of the number that is the same as that of A/D-converted channel selected by the S12AD.ADANSA0.ANSA0n bit or the S12AD.ADCSR.DBLANS[4:0] bits and the S12AD.ADANSB0.ANSB0n bit and the S12AD.ADANSC0.ANSC0n bit is set to 1, A/D conversion of analog input of the selected channels is performed successively 2, 3, 4, or 16 times that is set with the S12AD.ADADC.ADC[2:0] bits.

When the S12AD.ADADC.AVEE bit is 0, the value obtained by addition (integration) is stored in the A/D data register. When the S12AD.ADADC.AVEE bit is 1, the mean value of the results obtained by addition (integration) is stored in the A/D data register.

An A/D conversion channel with addition/average mode disabled executes a regular one-time conversion and stores the value in the A/D data register.

The ADS0n bit should be set while the S12AD.ADCSR.ADST bit is 0.

(2) S12AD1.ADADS0

Address(es): S12AD1.ADADS0 0008 9208h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	ADS007	ADS006	ADS005	ADS004	ADS003	ADS002	ADS001	ADS000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ADS000	A/D-Converted Value Addition/Average Channel Select	Set an A/D-converted value addition/average mode for AN100 to AN107.	R/W
b1	ADS001		0: A/D-converted value addition/average mode is disabled	R/W
b2	ADS002		1: A/D-converted value addition/average mode is enabled	R/W
b3	ADS003			R/W
b4	ADS004			R/W
b5	ADS005			R/W
b6	ADS006			R/W
b7	ADS007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD1.ADADS0 register selects channels AN100 to AN107 on which A/D conversion is performed successively 2, 3, 4, or 16 times and then converted values are added (integrated) or averaged.

ADS0n Bit (A/D-Converted Value Addition/Average Channel Select) (n = 00 to 07)

When the ADS0n bit of the number that is the same as that of A/D-converted channel selected by the S12AD1.ADANSA0.ANSA0n bit or the S12AD1.ADCSR.DBLANS[4:0] bits and the S12AD1.ADANSB0.ANSB0n bit and the S12AD1.ADANSC0.ANSC0n bit is set to 1, A/D conversion of analog input of the selected channels is performed successively 2, 3, 4, or 16 times that is set with the S12AD1.ADADC.ADC[2:0] bits.

When the S12AD1.ADADC.AVEE bit is 0, the value obtained by addition (integration) is stored in the A/D data register. When the S12AD1.ADADC.AVEE bit is 1, the mean value of the results obtained by addition (integration) is stored in the A/D data register.

An A/D conversion channel with addition/average mode disabled executes a regular one-time conversion and stores the value in the A/D data register.

The ADS0n bit should be set while the S12AD1.ADCSR.ADST bit is 0.

(3) S12AD2.ADADS0

Address(es): S12AD2.ADADS0 0008 9408h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	ADS01 1	ADS01 0	ADS00 9	ADS00 8	ADS00 7	ADS00 6	ADS00 5	ADS00 4	ADS00 3	ADS00 2	ADS00 1	ADS00 0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ADS000	A/D-Converted Value	Set an A/D-converted value addition/average mode for AN200 to AN211. 0: A/D-converted value addition/average mode is disabled 1: A/D-converted value addition/average mode is enabled	R/W
b1	ADS001	Addition/Average Channel Select		R/W
b2	ADS002			R/W
b3	ADS003			R/W
b4	ADS004			R/W
b5	ADS005			R/W
b6	ADS006			R/W
b7	ADS007			R/W
b8	ADS008			R/W
b9	ADS009			R/W
b10	ADS010			R/W
b11	ADS011			R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD2.ADADS0 register selects channels AN200 to AN211 on which A/D conversion is performed successively 2, 3, 4, or 16 times and then converted values are added (integrated) or averaged.

ADS0n Bit (A/D-Converted Value Addition/Average Channel Select) (n = 00 to 11)

When the ADS0n bit of the number that is the same as that of A/D-converted channel selected by the S12AD2.ADANSA0.ANSA0n bit or the S12AD2.ADCSR.DBLANS[4:0] bits and the S12AD2.ADANSB0.ANSB0n bit and the S12AD2.ADANSC0.ANSC0n bit is set to 1, A/D conversion of analog input of the selected channels is performed successively 2, 3, 4, or 16 times that is set with the S12AD2.ADADC.ADC[2:0] bits.

When the S12AD2.ADADC.AVEE bit is 0, the value obtained by addition (integration) is stored in the A/D data register. When the S12AD2.ADADC.AVEE bit is 1, the mean value of the results obtained by addition (integration) is stored in the A/D data register.

An A/D conversion channel with addition/average mode disabled executes a regular one-time conversion and stores the value in the A/D data register.

The ADS0n bit should be set while the S12AD2.ADCSR.ADST bit is 0.

Figure 38.6 shows a scanning operation sequence in which both the S12AD.ADADS0.ADS002 and S12AD.ADADS0.ADS006 bits are set to 1.

It is assumed that addition mode is selected (S12AD.ADADC.AVEE bit = 0) in continuous scan mode (S12AD.ADCSR.ADCS[1:0] bits = 10b), the addition count is set to three times (S12AD.ADADC.ADC[2:0] bits = 011b), and channels AN000 to AN007 are selected (S12AD.ADANSA0 register = 00FFh). The conversion process begins with AN000. The AN002 conversion is performed successively four times (add three times), and the added (integrated) value is stored in A/D data register 2. After that the AN003 conversion is started. The AN006 conversion is performed successively four times and the added (integrated) value is stored in A/D data register 6. After conversion of AN007, the conversion operation is once again performed in the same sequence from AN000.





Figure 38.6 Scan Conversion Sequence with S12AD.ADADC.ADC[2:0] = 011b, S12AD.ADADC.AVEE = 0, S12AD.ADADS0.ADS002 = 1, and S12AD.ADADS0.ADS006 = 1

38.2.12 A/D-Converted Value Addition/Average Function Channel Select Register 1 (ADADS1)

Address(es): S12AD2.ADADS1 0008 940Ah



Bit	Symbol	Bit Name	Description	R/W
b0	ADS100	A/D-Converted Value	Set an A/D-converted value addition/average mode for AN216 to AN217.	R/W
b1	ADS101	Addition/Average Channel Select		0: A/D-converted value addition/average mode is disabled 1: A/D-converted value addition/average mode is enabled
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD2.ADADS1 register selects channels AN216 to AN217 on which A/D conversion is performed successively 2, 3, 4, or 16 times and then converted values are added (integrated) or averaged.

ADS1n Bit (A/D-Converted Value Addition/Average Channel Select) (n = 00, 01)


When the ADS1n bit of the number that is the same as that of A/D-converted channel selected by the S12AD2.ADANSA1.ANSA1n bit or the S12AD2.ADCSR.DBLANS[4:0] bits, the S12AD2.ADANSB1.ANSB1n bit, and the S12AD2.ADANSC1.ANSC1n bit is set to 1, A/D conversion of analog input of the selected channels is performed successively 2, 3, 4, or 16 times that is set with the S12AD2.ADADC.ADC[2:0] bits. When the S12AD2.ADADC.AVEE bit is 0, the value obtained by addition (integration) is stored in the A/D data register. When the S12AD2.ADADC.AVEE bit is 1, the mean value of the results obtained by addition (integration) is stored in the A/D data register.

An A/D conversion channel with addition/average mode disabled executes a regular one-time conversion and stores the value in the A/D data register.

The ADS1n bit should be set while the S12AD2.ADCSR.ADST bit is 0.

38.2.13 A/D-Converted Value Addition/Average Count Select Register (ADADC)

Address(es): S12AD.ADADC 0008 900Ch, S12AD1.ADADC 0008 920Ch, S12AD2.ADADC 0008 940Ch



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	ADC[2:0]	Addition Count Select	b2 b0 0 0 0: 1-time conversion (no addition; same as normal conversion) 0 0 1: 2-time conversion (addition once) 0 1 0: 3-time conversion (addition twice)*1 0 1 1: 4-time conversion (addition three times) 1 0 1: 16-time conversion (addition 15 times)*1 Settings other than above are prohibited.	R/W
b6 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	AVEE	Average Mode Enable	0: Addition mode is selected. 1: Average mode is selected.	R/W

Note 1. The AVEE bit is enabled only when 2-time or 4-time conversion is selected. When average mode is selected (ADADC.AVEE bit = 1), do not set 3-time conversion (ADADC.ADC[2:0] bits = 010b) nor 16-time conversion (ADADC.ADC[2:0] bits = 101b).

When the A/D-converted value addition/average modes are enabled for A/D conversion of the channels, temperature sensor output, or internal reference voltage, the number of addition and whether they are to be added or averaged is specified in the ADADC register.

ADC[2:0] Bits (Addition Count Select)

The number of addition from channels including those channels selected in double-trigger mode (by the ADCSR.DBLANS[4:0] bits), temperature sensor output, or internal reference voltage for which A/D conversion and addition or averaging is enabled, is selected by the setting of the ADC[2:0] bits. The ADC[2:0] bits should be set while the ADCSR.ADST bit is 0.

AVEE Bit (Average Mode Enable)

The AVEE bit selects whether the results of A/D conversion from channels, including those selected in double-trigger mode (by the DBLANS[4:0] bits), temperature sensor output, or internal reference voltage are to be averaged or added when A/D conversion and addition/average modes are enabled.

When average mode is selected by setting the AVEE bit to 1, do not set the addition count to one time (ADC[2:0] bits = 000b), three times (ADC[2:0] bits = 010b), or 16 times (ADC[2:0] bits = 101b). The mean value of 1-time, 3-time, and 16-time conversion cannot be obtained.

The AVEE bit should be set while the ADCSR.ADST bit is 0.

38.2.14 A/D Control Extended Register (ADCER)

Address(es): S12AD.ADCER 0008 900Eh, S12AD1.ADCER 0008 920Eh, S12AD2.ADCER 0008 940Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	ADRFMT	—	—	—	DIAGM	DIAGLD	DIAGVAL[1:0]	—	—	ACE	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5	ACE	A/D Data Register Automatic Clearing Enable	0: Disables automatic clearing. 1: Enables automatic clearing.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b9, b8	DIAGVAL[1:0]	Self-Diagnosis Conversion Voltage Select	b9 b8 0 0: Setting prohibited in self-diagnosis voltage fixed mode 0 1: Uses the voltage of 0 V for self-diagnosis. 1 0: Uses the voltage of 1/2 × AVCC for self-diagnosis. 1 1: Uses the voltage of AVCC for self-diagnosis.	R/W
b10	DIAGLD	Self-Diagnosis Mode Select	0: Rotation mode for self-diagnosis voltage 1: Fixed mode for self-diagnosis voltage	R/W
b11	DIAGM	Self-Diagnosis Enable	0: Disables self-diagnosis of 12-bit A/D converter. 1: Enables self-diagnosis of 12-bit A/D converter.	R/W
b14 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	ADRFMT	A/D Data Register Format Select	0: Right-justified is selected for the A/D data register format. 1: Left-justified is selected for the A/D data register format.	R/W

The ADCER register sets self-diagnosis mode, format of A/D data registers y (ADDRy), and automatic clearing of A/D data registers.

ACE Bit (A/D Data Register Automatic Clearing Enable)

The ACE bit enables or disables automatic clearing (all 0) of the ADDRy, ADDR, ADDBLDR, ADDBLDRA, ADDBLDRB, ADTSDR, or ADOCDR register after any of these registers have been read by the CPU and DTC. Automatic clearing of the A/D data register is enabled to detect a failure which has not been updated in the A/D data register.

DIAGVAL[1:0] Bits (Self-Diagnosis Conversion Voltage Select)

The DIAGVAL[1:0] bits select the voltage value used in self-diagnosis voltage fixed mode. For details, refer to the descriptions of the DIAGLD bit.

Self-diagnosis should not be executed by setting the DIAGLD bit to 1 when the DIAGVAL[1:0] bits are set to 00b.

DIAGLD Bit (Self-Diagnosis Mode Select)

The DIAGLD bit selects whether the three voltage values are rotated or the fixed voltage is used in self-diagnosis. Setting this bit (DIAGLD) to 0 allows conversion of the voltages in rotation mode where 0 V, 1/2 × AVCC, and AVCC are converted in that order. When self-diagnosis rotation mode is selected after a reset, self-diagnosis is performed from 0 V. When self-diagnosis voltage fixed mode is selected, the fixed voltage specified by the DIAGVAL[1:0] bits is converted. In self-diagnosis voltage rotation mode, the self-diagnosis voltage value does not return to 0 when scan conversion is completed. When scan conversion is restarted, therefore, rotation starts at the voltage value following the previous value. If fixed mode is switched to rotation mode, rotation starts at the fixed voltage value.

The DIAGLD bit should be set while the ADCSR.ADST bit is 0.

DIAGM Bit (Self-Diagnosis Enable)

The DIAGM bit enables or disables self-diagnosis.

Self-diagnosis is used to detect a failure of the 12-bit A/D converter. Specifically, one from among the internally generated voltages 0, $1/2 \times AVCC$, or $AVCC$ is selected for conversion. When conversion is completed, information on the converted voltage and the conversion result is stored into the self-diagnosis data register (ADRD). The ADRD register can then be read out by software to determine whether the conversion result falls within the normal range (normal) or not (abnormal). Self-diagnosis is executed once at the beginning of each scan, and one of the three voltages is converted. When self-diagnosis is selected in group scan mode, self-diagnosis is separately executed in groups A, B, and C.

The DIAGM bit should be set while the ADCSR.ADST bit is 0.

When performing the self-diagnosis, A/D conversion of the temperature sensor output and internal reference voltage is prohibited regardless of scanning groups.

ADRFMT Bit (A/D Data Register Format Select)


The ADRFMT bit specifies right-justified or left-justified for the data to be stored in the ADDR_y, ADDBLDR, ADDBLDRA, ADDBLDRB, ADTSDR, ADOCDR, ADRD, ADCMPDR0, ADCMPDR1, ADWINLLB, or ADWINULB register.

The ADRFMT bit should be set while the ADCSR.ADST bit is 0.

For details on the format of each data register, refer to section 38.2.1, A/D Data Registers y (ADDR_y) (y = 0 to 11, 16, 17), A/D Data Duplication Register (ADDBLDR), A/D Data Duplication Register A (ADDBLDRA), A/D Data Duplication Register B (ADDBLDRB), A/D Temperature Sensor Data Register (ADTSDR), A/D Internal Reference Voltage Data Register (ADOCDR), section 38.2.2, A/D Self-Diagnosis Data Register (ADRD), section 38.2.32, A/D Comparison Function Window A Lower Level Setting Register (ADCMPDR0), section 38.2.33, A/D Comparison Function Window A Upper Level Setting Register (ADCMPDR1), section 38.2.39, A/D Comparison Function Window B Lower Level Setting Register (ADWINLLB), and section 38.2.40, A/D Comparison Function Window B Upper Level Setting Register (ADWINULB).

38.2.15 A/D Conversion Start Trigger Select Register (ADSTRGR)

Address(es): S12AD.ADSTRGR 0008 9010h, S12AD1.ADSTRGR 0008 9210h, S12AD2.ADSTRGR 0008 9410h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	TRSB[5:0]	Group B A/D Conversion Start Trigger Select	Select the A/D conversion start trigger for group B in group scan mode.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13 to b8	TRSA[5:0]	A/D Conversion Start Trigger Select	Select the A/D conversion start trigger in single scan mode and continuous mode. In group scan mode, the A/D conversion start trigger for group A is selected.	R/W
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADSTRGR register selects the A/D conversion start trigger.

TRSB[5:0] Bits (Group B A/D Conversion Start Trigger Select)

The TRSB[5:0] bits select the trigger to start scanning of the analog input selected in group B. The TRSB[5:0] bits require to be set only in group scan mode and are not used in any other scan mode. For the scan conversion start trigger for group B, setting a software trigger or an asynchronous trigger is prohibited. Therefore, the TRSB[5:0] bits should be set to the value other than 000000b and the ADCSR.TRGE bit should be set to 1 in group scan mode.

When two groups are selected (ADGCTRGR.GRCE bit = 0) during group priority operation in group scan mode, setting the ADGSPCR.GBRP bit to 1 allows group B to continuously operate in single scan mode. When setting the GBRP bit to 1, set the TRSB[5:0] bits to 3Fh. Note that the issuance period of trigger for A/D conversion must be more than or equal to the actual scan conversion time (t_{SCAN}). If the issuance period is less than t_{SCAN} , A/D conversion by the trigger may have no effect.

When selecting a trigger from the MTU operated on a PCLKC cycle as an A/D conversion start trigger, a delay of the period for synchronization processing occurs. Refer to section 38.3.8, Analog Input Sampling Time and Scan Conversion Time for details.

Table 38.13 lists the A/D conversion startup sources selected by the TRSB[5:0] bits.

TRSA[5:0] Bits (A/D Conversion Start Trigger Select)

The TRSA[5:0] bits select the trigger to start A/D conversion in single scan mode and continuous scan mode. In group scan mode, the trigger to start scanning of the analog input selected in group A is selected. When performing scanning in group scan mode or double trigger mode, set the ADCSR.TRGE bit to 1 and set the ADCSR.EXTRG bit to 0.

- When using the A/D conversion startup source of a synchronous trigger, set the ADCSR.TRGE bit to 1 and set the ADCSR.EXTRG bit to 0.
- When using the asynchronous trigger, set the ADCSR.TRGE bit to 1 and set the ADCSR.EXTRG bit to 1.
- Software trigger (ADCSR.ADST) is enabled regardless of the settings of the ADCSR.TRGE bit, the ADCSR.EXTRG bit, and the TRSA[5:0] bits.

Note that the issuance period of trigger for A/D conversion must be more than or equal to the actual scan conversion time (t_{SCAN}). If the issuance period is less than t_{SCAN} , A/D conversion by a trigger may have no effect. When selecting a trigger from the MTU operated on a PCLKC cycle as an A/D conversion start trigger, a delay of the period for synchronization processing occurs. Refer to section 38.3.8, Analog Input Sampling Time and Scan Conversion

Time for details.

Table 38.14 lists the selection of A/D conversion start sources selected by the TRSA[5:0] bits.

Table 38.13 Selection of A/D Trigger Sources by the TRSB[5:0] Bits (1/2)

Module	Source	Remarks	TRS B[5]	TRS B[4]	TRS B[3]	TRS B[2]	TRS B[1]	TRS B[0]
Trigger source deselection state			1	1	1	1	1	1
MTU3	TRGA0N	Compare match/input capture from MTU0.TGRA	0	0	0	0	0	1
	TRGA1N	Compare match/input capture from MTU1.TGRA	0	0	0	0	1	0
	TRGA2N	Compare match/input capture from MTU2.TGRA	0	0	0	0	1	1
	TRGA3N	Compare match/input capture from MTU3.TGRA	0	0	0	1	0	0
	TRGA4N	Compare match/input capture from MTU4.TGRA or underflow (trough) of MTU4.TCNT in complementary PWM mode	0	0	0	1	0	1
	TRGA6N	Compare match/input capture from MTU6.TGRA	0	0	0	1	1	0
	TRGA7N	Compare match/input capture from MTU7.TGRA or underflow (trough) of MTU7.TCNT in complementary PWM mode	0	0	0	1	1	1
	TRG0N	Compare match from MTU0.TGRE	0	0	1	0	0	0
	TRG4AN	Compare match between MTU4.TADCORA and MTU4.TCNT	0	0	1	0	0	1
	TRG4BN	Compare match between MTU4.TADCORB and MTU4.TCNT	0	0	1	0	1	0
	TRG4AN or TRG4BN	Compare match between MTU4.TADCORA and MTU4.TCNT, or compare match between MTU4.TADCORB and MTU4.TCNT	0	0	1	0	1	1
	TRG4ABN	Compare match between MTU4.TADCORA and MTU4.TCNT, and compare match between MTU4.TADCORB and MTU4.TCNT (when interrupt skipping function 2 is used)	0	0	1	1	0	0
	TRG7AN	Compare match between MTU7.TADCORA and MTU7.TCNT	0	0	1	1	0	1
	TRG7BN	Compare match between MTU7.TADCORB and MTU7.TCNT	0	0	1	1	1	0
	TRG7AN or TRG7BN	Compare match between MTU7.TADCORA and MTU7.TCNT, or compare match between MTU7.TADCORB and MTU7.TCNT	0	0	1	1	1	1
	TRG7ABN	Compare match between MTU7.TADCORA and MTU7.TCNT, and compare match between MTU7.TADCORB and MTU7.TCNT (when interrupt skipping function 2 is used)	0	1	0	0	0	0
	TRGA9N	Compare match/input capture from MTU9.TGRA	0	1	0	0	1	1
	TRG9N	Compare match from MTU9.TGRE	0	1	0	1	0	0
	TRGA0N or TRG0N	Compare match/input capture from MTU0.TGRA, or compare match from MTU0.TGRE	0	1	1	0	0	1
	TRGA9N or TRG9N	Compare match/input capture from MTU9.TGRA, or compare match from MTU9.TGRE	0	1	1	0	1	0
TRGA0N or TRGA9N	Compare match/input capture from MTU0.TGRA, or compare match/input capture from MTU9.TGRA	0	1	1	0	1	1	
TRG0N or TRG9N	Compare match from MTU0.TGRE, or compare match from MTU9.TGRE	0	1	1	1	0	0	
TRG9AEN	Compare match/input capture from MTU9.TGRA, and compare match from MTU9.TGRE	1	0	0	0	0	1	
TRG0AEN	Compare match/input capture from MTU0.TGRA, and compare match from MTU0.TGRE	1	0	0	0	1	0	

Table 38.13 Selection of A/D Trigger Sources by the TRSB[5:0] Bits (2/2)

Module	Source	Remarks	TRS B[5]	TRS B[4]	TRS B[3]	TRS B[2]	TRS B[1]	TRS B[0]
MTU3	TRGA09N	Compare match/input capture from MTU0.TGRA, and compare match/input capture from MTU9.TGRA	1	0	0	0	1	1
	TRG09N	Compare match from MTU0.TGRE, and compare match from MTU9.TGRE	1	0	0	1	0	0
TMR	TMTRG0AN_0	Compare match between TMR0.TCORA and TMR0.TCNT	0	1	1	1	0	1
	TMTRG0AN_1	Compare match between TMR2.TCORA and TMR2.TCNT	0	1	1	1	1	0
	TMTRG0AN_2	Compare match between TMR4.TCORA and TMR4.TCNT	0	1	1	1	1	1
	TMTRG0AN_3	Compare match between TMR6.TCORA and TMR6.TCNT	1	0	0	0	0	0
ELC	ELCTRG00N*1 ELCTRG10N*2 ELCTRG20N*3	A/D Startup source 0 from ELC	1	1	0	0	1	0
	ELCTRG01N*1 ELCTRG11N*2 ELCTRG21N*3	A/D Startup source 1 from ELC	1	1	0	0	1	1
	ELCTRG00N or ELCTRG01N*1 ELCTRG10N or ELCTRG11N*2 ELCTRG20N or ELCTRG21N*3	A/D Startup source 0 from ELC, or A/D Startup source 1 from ELC	1	1	1	0	1	0

Note 1. Unit 0

Note 2. Unit 1

Note 3. Unit 2

Table 38.14 Selection of A/D Trigger Sources by the TRSA[5:0] Bits (1/2)

Module	Source	Remarks	TRS A[5]	TRS A[4]	TRS A[3]	TRS A[2]	TRS A[1]	TRS A[0]
		Trigger source deselection state	1	1	1	1	1	1
External pin	ADTRGn#	Trigger input pin	0	0	0	0	0	0
MTU3	TRGA0N	Compare match/input capture from MTU0.TGRA	0	0	0	0	0	1
	TRGA1N	Compare match/input capture from MTU1.TGRA	0	0	0	0	1	0
	TRGA2N	Compare match/input capture from MTU2.TGRA	0	0	0	0	1	1
	TRGA3N	Compare match/input capture from MTU3.TGRA	0	0	0	1	0	0
	TRGA4N	Compare match/input capture from MTU4.TGRA or underflow (trough) of MTU4.TCNT in complementary PWM mode	0	0	0	1	0	1
	TRGA6N	Compare match/input capture from MTU6.TGRA	0	0	0	1	1	0
	TRGA7N	Compare match/input capture from MTU7.TGRA or underflow (trough) of MTU7.TCNT in complementary PWM mode	0	0	0	1	1	1
	TRG0N	Compare match from MTU0.TGRE	0	0	1	0	0	0
	TRG4AN	Compare match between MTU4.TADCORA and MTU4.TCNT	0	0	1	0	0	1
	TRG4BN	Compare match between MTU4.TADCORB and MTU4.TCNT	0	0	1	0	1	0
	TRG4AN or TRG4BN	Compare match between MTU4.TADCORA and MTU4.TCNT, or compare match between MTU4.TADCORB and MTU4.TCNT	0	0	1	0	1	1
	TRG4ABN	Compare match between MTU4.TADCORA and MTU4.TCNT, and compare match between MTU4.TADCORB and MTU4.TCNT (when interrupt skipping function 2 is used)	0	0	1	1	0	0
	TRG7AN	Compare match between MTU7.TADCORA and MTU7.TCNT	0	0	1	1	0	1
	TRG7BN	Compare match between MTU7.TADCORB and MTU7.TCNT	0	0	1	1	1	0
	TRG7AN or TRG7BN	Compare match between MTU7.TADCORA and MTU7.TCNT, or compare match between MTU7.TADCORB and MTU7.TCNT	0	0	1	1	1	1
	TRG7ABN	Compare match between MTU7.TADCORA and MTU7.TCNT, and compare match between MTU7.TADCORB and MTU7.TCNT (when interrupt skipping function 2 is used)	0	1	0	0	0	0
	TRGA9N	Compare match/input capture from MTU9.TGRA	0	1	0	0	1	1
	TRG9N	Compare match from MTU9.TGRE	0	1	0	1	0	0
	TRGA0N or TRG0N	Compare match/input capture from MTU0.TGRA, or compare match from MTU0.TGRE	0	1	1	0	0	1
	TRGA9N or TRG9N	Compare match/input capture from MTU9.TGRA, or compare match from MTU9.TGRE	0	1	1	0	1	0
TRGA0N or TRGA9N	Compare match/input capture from MTU0.TGRA, or compare match/input capture from MTU9.TGRA	0	1	1	0	1	1	
TRG0N or TRG9N	Compare match from MTU0.TGRE, or compare match from MTU9.TGRE	0	1	1	1	0	0	
TRG9AEN	Compare match/input capture from MTU9.TGRA, and compare match from MTU9.TGRE	1	0	0	0	0	1	
TRG0AEN	Compare match/input capture from MTU0.TGRA, and compare match from MTU0.TGRE	1	0	0	0	1	0	
TRGA09N	Compare match/input capture from MTU0.TGRA, and compare match/input capture from MTU9.TGRA	1	0	0	0	1	1	

Table 38.14 Selection of A/D Trigger Sources by the TRSA[5:0] Bits (2/2)

Module	Source	Remarks	TRS A[5]	TRS A[4]	TRS A[3]	TRS A[2]	TRS A[1]	TRS A[0]
MTU3	TRG09N	Compare match from MTU0.TGRE, and compare match from MTU9.TGRE	1	0	0	1	0	0
TMR	TMTRG0AN_0	Compare match between TMR0.TCORA and TMR0.TCNT	0	1	1	1	0	1
	TMTRG0AN_1	Compare match between TMR2.TCORA and TMR2.TCNT	0	1	1	1	1	0
	TMTRG0AN_2	Compare match between TMR4.TCORA and TMR4.TCNT	0	1	1	1	1	1
	TMTRG0AN_3	Compare match between TMR6.TCORA and TMR6.TCNT	1	0	0	0	0	0
ELC	ELCTRG00N *1 ELCTRG10N *2 ELCTRG20N *3	A/D Startup source 0 from ELC	1	1	0	0	1	0
	ELCTRG01N *1 ELCTRG11N *2 ELCTRG21N *3	A/D Startup source 1 from ELC	1	1	0	0	1	1
	ELCTRG00N or ELCTRG01N *1 ELCTRG10N or ELCTRG11N *2 ELCTRG20N or ELCTRG21N *3	A/D Startup source 0 from ELC, or A/D Startup source 1 from ELC	1	1	1	0	1	0

Note 1. Unit 0

Note 2. Unit 1

Note 3. Unit 2

38.2.16 A/D Conversion Extended Input Control Register (ADEXICR)

Address(es): S12AD2.ADEXICR 0008 9412h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	OCSB	TSSB	OCSA	TSSA	—	—	—	—	—	—	OCSAD	TSSAD
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TSSAD	Temperature Sensor Output A/D-Converted Value Addition/Average Mode Select	0: Temperature sensor output A/D-converted value addition/average mode is disabled. 1: Temperature sensor output A/D-converted value addition/average mode is enabled.	R/W
b1	OCSAD	Internal Reference Voltage A/D-Converted Value Addition/Average Mode Select	0: Internal reference voltage A/D-converted value addition/average mode is disabled. 1: Internal reference voltage A/D-converted value addition/average mode is enabled.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	TSSA	Temperature Sensor Output A/D Conversion Select	0: Temperature sensor output is not A/D-converted 1: Temperature sensor output is A/D-converted	R/W
b9	OCSA	Internal Reference Voltage A/D Conversion Select	0: Internal reference voltage is not A/D-converted 1: Internal reference voltage is A/D-converted	R/W
b10	TSSB	Group B Temperature Sensor Output A/D Conversion Select	0: Temperature sensor output is not A/D-converted 1: Temperature sensor output is A/D-converted	R/W
b11	OCSB	Group B Internal Reference Voltage A/D Conversion Select	0: Internal reference voltage is not A/D-converted 1: Internal reference voltage is A/D-converted	R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADEXICR register specifies the settings of A/D conversion of the temperature sensor output, internal reference voltage.

TSSAD Bit (Temperature Sensor Output A/D-Converted Value Addition/Average Mode Select)

When A/D conversion of the temperature sensor output is selected and the TSSAD bit is set to 1, A/D conversion of the temperature sensor output is performed in sequence for the count set in the ADADC.ADC[2:0] bits (2, 3, 4, or 16 times). The added (accumulated) total value is returned to the A/D temperature sensor data register (ADTSDR) when the ADADC.AVEE bit is 0 and the average is returned to the ADTSDR register when the ADADC.AVEE bit is 1. The TSSAD bit should be set while the ADCSR.ADST bit is 0.

OCSAD Bit (Internal Reference Voltage A/D-Converted Value Addition/Average Mode Select)

When A/D conversion of the internal reference voltage is selected and the OCSAD bit is set to 1, A/D conversion of the internal reference voltage is performed in sequence for the count set in the ADADC.ADC[2:0] bits (2, 3, 4, or 16 times). When the ADADC.AVEE bit is 0, the value obtained by addition (integration) is stored in the A/D internal reference voltage data register (ADOCADR). When the ADADC.AVEE bit is 1, the mean value is stored in the ADOCADR register. The OCSAD bit should be set while the ADCSR.ADST bit is 0.

TSSA Bit (Temperature Sensor Output A/D Conversion Select)

The TSSA bit selects A/D conversion of the temperature sensor output for group A in single scan mode or group scan mode. When A/D conversion of the temperature sensor output is performed, set the ADCSR.DBLE bit to 0. The TSSA bit should be set while the ADCSR.ADST bit is 0. When setting the TSSB or ADGCXCR.TSSC bit to 1, set this bit to 0.

The temperature sensor output can be selected in single scan mode and group scan mode. Set the sampling time to at least 4 μ s when A/D-converting the temperature sensor output. When setting the TSSA bit to 1, the temperature sensor is automatically activated. After activation, only start A/D conversion after waiting 200 μ s for the sensor output to become stable. When A/D conversion is started, auto-discharging for 15 cycles of ADCLK proceeds before sampling. A/D conversion of the temperature sensor outputs in groups B and C should be handled in the same way.

OCSA Bit (Internal Reference Voltage A/D Conversion Select)

The OCSA bit selects A/D conversion of the internal reference voltage for group A in single scan mode or group scan mode. When A/D conversion of the internal reference voltage is performed, set the ADCSR.DBLE bit to 0.

The OCSA bit should be set while the ADCSR.ADST bit is 0. When setting the OCSB or ADGCEXCR.OCSC bit to 1, set this bit to 0.

To perform A/D conversion of the internal reference voltage, set the OCSA bit to 1, wait for at least 400 ns, and then start A/D conversion. When A/D conversion is started, auto-discharging for 15 cycles of ADCLK proceeds before sampling.

When the disconnection detection assist function is also in use, the setting of the ADNDIS[4:0] bits is ignored.

A/D conversion of the internal reference voltages in groups B and C should be handled in the same way.

TSSB Bit (Group B Temperature Sensor Output A/D Conversion Select)

The TSSB bit selects A/D conversion of the temperature sensor output for group B in group scan mode.

This bit should be set while the ADCSR.ADST bit is 0. When setting the TSSA or ADGCEXCR.TSSC bit to 1, set this bit to 0.

Refer to description of the TSSA bit for A/D-converting the temperature sensor output.

OCSB Bit (Group B Internal Reference Voltage A/D Conversion Select)

The OCSB bit selects A/D conversion of the internal reference voltage for group B in group scan mode.

This bit should be set while the ADCSR.ADST bit is 0. When setting the OCSA or ADGCEXCR.OCSC bit to 1, set this bit to 0.

Refer to description of the OCSA bit for A/D-converting the internal reference voltage.

38.2.17 A/D Group C Extended Input Control Register (ADGCEXCR)

Address(es): S12AD2.ADGCEXCR 0008 94D8h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	OCSC	TSSC
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TSSC	Group C Temperature Sensor Output A/D Conversion Select	0: Temperature sensor output is not A/D-converted 1: Temperature sensor output is A/D-converted	R/W
b1	OCSC	Group C Internal Reference Voltage A/D Conversion Select	0: Internal reference voltage is not A/D-converted 1: Internal reference voltage is A/D-converted	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADGCEXCR register specifies extended input for group C.

TSSC Bit (Group C Temperature Sensor Output A/D Conversion Select)

The TSSC bit selects A/D conversion of the temperature sensor output for group C in group scan mode.

The TSSC bit should be set while the ADCSR.ADST bit is 0. When setting the ADEXICR.TSSA or ADEXICR.TSSB bit to 1, set this bit to 0.

Refer to description of the ADEXICR.TSSA bit for A/D-converting the temperature sensor output.

OCSC Bit (Group C Internal Reference Voltage A/D Conversion Select)


The OCSC bit selects A/D conversion of the internal reference voltage for group C in group scan mode.

The OCSC bit should be set while the ADCSR.ADST bit is 0. When setting the ADEXICR.OCSA or ADEXICR.OCSB bit to 1, set this bit to 0.

Refer to description of the ADEXICR.OCSA bit for A/D-converting the internal reference voltage.

38.2.18 A/D Group C Trigger Select Register (ADGCTRGR)

Address(es): S12AD.ADGCTRGR 0008 90D9h, S12AD1.ADGCTRGR 0008 92D9h, S12AD2.ADGCTRGR 0008 94D9h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	TRSC[5:0]	Group C A/D Conversion Start Trigger Select	Select the A/D conversion start trigger for group C in group scan mode.	R/W
b6	GCADIE	Group C Scan End Interrupt Enable	0: Group C scan end interrupt is disabled. 1: Group C scan end interrupt is enabled.	R/W
b7	GRCE	Group C A/D Conversion Operation Enable	Enables A/D conversion operation for group C. 0: Group C is not used 1: Group C is used	R/W

The ADGCTRGR register enables operation for group C and selects the A/D conversion start trigger. For details on group priority operation, refer to Table 38.23 and Table 38.24.

TRSC[5:0] Bits (Group C A/D Conversion Start Trigger Select)

The TRSC[5:0] bits select the trigger to start scanning of the analog input selected in group C. These bits are used for group scan mode only; not used for any other modes. Software trigger or asynchronous trigger cannot be set as the scan conversion trigger for group C. When using group C in group scan mode, set the TRSC[5:0] bits to a value other than 000000b, set the ADCSR.TRGE bit to 1, and set the GRCE bit to 1.

When group C is used during group priority control in group scan mode and the ADGSPCR.GBRP bit is set to 1, group C can be continuously operated in single scan mode. When continuously operating group C in single scan mode, set the TRSC[5:0] bits to 3Fh and disable trigger selection.

Note that the issuance period of trigger for A/D conversion must be more than or equal to the actual scan conversion time (t_{SCAN}). If the issuance period is less than t_{SCAN} , A/D conversion by a trigger may have no effect.

When selecting a trigger from the MTU operated on a PCLKC cycle as an A/D conversion start trigger, a delay of the period for synchronization processing occurs. Refer to section 38.3.8, Analog Input Sampling Time and Scan Conversion Time for details.

Table 38.15 lists the selection of A/D conversion start sources selected by the TRSC[5:0] bits for group C.

Table 38.15 Selection of A/D Trigger Sources by the TRSC[5:0] Bits (Group C) (1/2)

Module	Source	Remarks	TRS C[5]	TRS C[4]	TRS C[3]	TRS C[2]	TRS C[1]	TRS C[0]
	Trigger source deselection state		1	1	1	1	1	1
MTU3	TRGA0N	Compare match/input capture from MTU0.TGRA	0	0	0	0	0	1
	TRGA1N	Compare match/input capture from MTU1.TGRA	0	0	0	0	1	0
	TRGA2N	Compare match/input capture from MTU2.TGRA	0	0	0	0	1	1
	TRGA3N	Compare match/input capture from MTU3.TGRA	0	0	0	1	0	0
	TRGA4N	Compare match/input capture from MTU4.TGRA or underflow (trough) of MTU4.TCNT in complementary PWM mode	0	0	0	1	0	1
	TRGA6N	Compare match/input capture from MTU6.TGRA	0	0	0	1	1	0
	TRGA7N	Compare match/input capture from MTU7.TGRA or underflow (trough) of MTU7.TCNT in complementary PWM mode	0	0	0	1	1	1
	TRG0N	Compare match from MTU0.TGRE	0	0	1	0	0	0
	TRG4AN	Compare match between MTU4.TADCORA and MTU4.TCNT	0	0	1	0	0	1
	TRG4BN	Compare match between MTU4.TADCORB and MTU4.TCNT	0	0	1	0	1	0
	TRG4AN or TRG4BN	Compare match between MTU4.TADCORA and MTU4.TCNT, or compare match between MTU4.TADCORB and MTU4.TCNT	0	0	1	0	1	1
	TRG4ABN	Compare match between MTU4.TADCORA and MTU4.TCNT, and compare match between MTU4.TADCORB and MTU4.TCNT (when interrupt skipping function 2 is used)	0	0	1	1	0	0
	TRG7AN	Compare match between MTU7.TADCORA and MTU7.TCNT	0	0	1	1	0	1
	TRG7BN	Compare match between MTU7.TADCORB and MTU7.TCNT	0	0	1	1	1	0
	TRG7AN or TRG7BN	Compare match between MTU7.TADCORA and MTU7.TCNT, or compare match between MTU7.TADCORB and MTU7.TCNT	0	0	1	1	1	1
	TRG7ABN	Compare match between MTU7.TADCORA and MTU7.TCNT, and compare match between MTU7.TADCORB and MTU7.TCNT (when interrupt skipping function 2 is used)	0	1	0	0	0	0
	TRGA9N	Compare match/input capture from MTU9.TGRA	0	1	0	0	1	1
	TRG9N	Compare match from MTU9.TGRE	0	1	0	1	0	0
	TRGA0N or TRG0N	Compare match/input capture from MTU0.TGRA, or compare match from MTU0.TGRE	0	1	1	0	0	1
	TRGA9N or TRG9N	Compare match/input capture from MTU9.TGRA, or compare match from MTU9.TGRE	0	1	1	0	1	0
TRGA0N or TRGA9N	Compare match/input capture from MTU0.TGRA, or compare match/input capture from MTU9.TGRA	0	1	1	0	1	1	
TRG0N or TRG9N	Compare match from MTU0.TGRE, or compare match from MTU9.TGRE	0	1	1	1	0	0	
TRG9AEN	Compare match/input capture from MTU9.TGRA, and compare match from MTU9.TGRE	1	0	0	0	0	1	
TRG0AEN	Compare match/input capture from MTU0.TGRA, and compare match from MTU0.TGRE	1	0	0	0	1	0	
TRGA09N	Compare match/input capture from MTU0.TGRA, and compare match/input capture from MTU9.TGRA	1	0	0	0	1	1	

Table 38.15 Selection of A/D Trigger Sources by the TRSC[5:0] Bits (Group C) (2/2)

Module	Source	Remarks	TRS C[5]	TRS C[4]	TRS C[3]	TRS C[2]	TRS C[1]	TRS C[0]
MTU3	TRG09N	Compare match from MTU0.TGRE, and compare match from MTU9.TGRE	1	0	0	1	0	0
TMR	TMTRG0AN_0	Compare match between TMR0.TCORA and TMR0.TCNT	0	1	1	1	0	1
	TMTRG0AN_1	Compare match between TMR2.TCORA and TMR2.TCNT	0	1	1	1	1	0
	TMTRG0AN_2	Compare match between TMR4.TCORA and TMR4.TCNT	0	1	1	1	1	1
	TMTRG0AN_3	Compare match between TMR6.TCORA and TMR6.TCNT	1	0	0	0	0	0
ELC	ELCTRG00N *1 ELCTRG10N *2 ELCTRG20N *3	A/D Startup source 0 from ELC	1	1	0	0	1	0
	ELCTRG01N *1 ELCTRG11N *2 ELCTRG21N *3	A/D Startup source 1 from ELC	1	1	0	0	1	1
	ELCTRG00N or ELCTRG01N *1 ELCTRG10N or ELCTRG11N *2 ELCTRG20N or ELCTRG21N *3	A/D Startup source 0 from ELC, or A/D Startup source 1 from ELC	1	1	1	0	1	0

Note 1. Unit 0

Note 2. Unit 1

Note 3. Unit 2

GCADIE Bit (Group C Scan End Interrupt Enable)

The GCADIE bit enables or disables scan end interrupt generation for group C. A scan end interrupt for group C is provided individually for each unit. Table 38.16 shows the relationship between each unit and the scan end interrupt for group C.

Table 38.16 Relationship Between Each Unit and Group C Scan End Interrupt

Unit	Group C Scan End Interrupt
S12AD	S12GCADI
S12AD1	S12GCADI1
S12AD2	S12GCADI2

GRCE Bit (Group C A/D Conversion Operation Enable)

When using group C in group scan mode, set the GRCE bit to 1.


When the GRCE bit is 0, trigger input for group C is disabled.

During group priority operation (the ADGSPCR.PGS bit is 1) with group C used, when the ADGSPCR.GBRP bit is set to 1, single scan for group C is continuously operated. When the GRCE bit is set to 1, single scan for group B is not continuously operated.

The GRCE bit should be set while the ADCSR.ADST bit is 0.

38.2.19 A/D Sampling State Register n (ADSSTRn) (n = 0 to 11, L, T, O)

Address(es): S12AD.ADSSTR0 0008 90E0h, S12AD.ADSSTR1 0008 90E1h, S12AD.ADSSTR2 0008 90E2h, S12AD.ADSSTR3 0008 90E3h, S12AD.ADSSTR4 0008 90E4h, S12AD.ADSSTR5 0008 90E5h, S12AD.ADSSTR6 0008 90E6h, S12AD.ADSSTR7 0008 90E7h, S12AD1.ADSSTR0 0008 92E0h, S12AD1.ADSSTR1 0008 92E1h, S12AD1.ADSSTR2 0008 92E2h, S12AD1.ADSSTR3 0008 92E3h, S12AD1.ADSSTR4 0008 92E4h, S12AD1.ADSSTR5 0008 92E5h, S12AD1.ADSSTR6 0008 92E6h, S12AD1.ADSSTR7 0008 92E7h, S12AD2.ADSSTR0 0008 94E0h, S12AD2.ADSSTR1 0008 94E1h, S12AD2.ADSSTR2 0008 94E2h, S12AD2.ADSSTR3 0008 94E3h, S12AD2.ADSSTR4 0008 94E4h, S12AD2.ADSSTR5 0008 94E5h, S12AD2.ADSSTR6 0008 94E6h, S12AD2.ADSSTR7 0008 94E7h, S12AD2.ADSSTR8 0008 94E8h, S12AD2.ADSSTR9 0008 94E9h, S12AD2.ADSSTR10 0008 94EAh, S12AD2.ADSSTR11 0008 94EBh, S12AD2.ADSSTR12 0008 94EDh, S12AD2.ADSSTR13 0008 94EEh, S12AD2.ADSSTR14 0008 94EFh, S12AD2.ADSSTR15 0008 94F0h, S12AD2.ADSSTR16 0008 94F1h, S12AD2.ADSSTR17 0008 94F2h, S12AD2.ADSSTR18 0008 94F3h, S12AD2.ADSSTR19 0008 94F4h, S12AD2.ADSSTR20 0008 94F5h, S12AD2.ADSSTR21 0008 94F6h, S12AD2.ADSSTR22 0008 94F7h, S12AD2.ADSSTR23 0008 94F8h, S12AD2.ADSSTR24 0008 94F9h, S12AD2.ADSSTR25 0008 94FAh, S12AD2.ADSSTR26 0008 94FBh, S12AD2.ADSSTR27 0008 94FCh, S12AD2.ADSSTR28 0008 94FDh, S12AD2.ADSSTR29 0008 94FEh, S12AD2.ADSSTR30 0008 94FFh



The ADSSTRn register sets the sampling time for analog input.

Set the sampling time based on the number of clock cycles for ADCLK (A/D conversion clock). The initial value is 27 clock cycles. If the impedance of analog input signal source is too high to secure sufficient sampling time or if the ADCLK is slow, the sampling time can be adjusted. The ADSSTRn register should be set while the ADCSR.ADST bit is 0.

Specify the value for the register as a multiples of 3 in the range from 12 to 252 (clock cycles).

A sampling time can be determined by the following formula:

$$\text{Sampling time} = \text{ADSSTR} \times t_C(\text{ADCLK})$$

Table 38.17 shows the relationship between the A/D sampling state register and the relevant channels.

For details, refer to section 38.3.8, Analog Input Sampling Time and Scan Conversion Time.

Table 38.17 Relationship Between A/D Sampling State Register and Relevant Channels


Unit	Register Name	Relevant Channels
S12AD	ADSSTR0 register	AN000, Self-Diagnosis
	ADSSTR1 register	AN001
	ADSSTR2 register	AN002
	ADSSTR3 register	AN003
	ADSSTR4 register	AN004
	ADSSTR5 register	AN005
	ADSSTR6 register	AN006
	ADSSTR7 register	AN007
S12AD1	ADSSTR0 register	AN100, Self-Diagnosis
	ADSSTR1 register	AN101
	ADSSTR2 register	AN102
	ADSSTR3 register	AN103
	ADSSTR4 register	AN104
	ADSSTR5 register	AN105
	ADSSTR6 register	AN106
	ADSSTR7 register	AN107
S12AD2	ADSSTR0 register	AN200, Self-Diagnosis
	ADSSTR1 register	AN201
	ADSSTR2 register	AN202
	ADSSTR3 register	AN203
	ADSSTR4 register	AN204
	ADSSTR5 register	AN205
	ADSSTR6 register	AN206
	ADSSTR7 register	AN207
	ADSSTR8 register	AN208
	ADSSTR9 register	AN209
	ADSSTR10 register	AN210
	ADSSTR11 register	AN211
	ADSSTRL register	AN216, AN217
	ADSSTRT register	Temperature sensor output* ¹
ADSSTRO register	Internal reference voltage* ²	

Note 1. When performing A/D conversion of the temperature sensor output, it is necessary to set the sampling time that meets the specification described in section 45, Electrical Characteristics.

Note 2. When performing A/D conversion of the internal reference voltage, the sampling time should be 4 μ s or longer.

38.2.20 A/D Sample-and-Hold Circuit Control Register (ADSHCR)

Address(es): S12AD.ADSHCR 0008 9066h, S12AD1.ADSHCR 0008 9266h



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	SSTSH[7:0]	Channel-Dedicated Sample-and-Hold Circuit Sampling Time Setting	Set a sampling time between 12 and 252 clock cycles.	R/W
b8	SHANS[0]	Channel-Dedicated Sample-and-Hold Circuit Bypass Select	Select whether to use or not use (bypass) the channel-dedicated sample-and-hold circuits either for AN000 or AN100. 0: Channel-dedicated sample-and-hold circuit is disabled. 1: Channel-dedicated sample-and-hold circuit is enabled.	R/W
b9	SHANS[1]		Select whether to use or not use (bypass) the channel-dedicated sample-and-hold circuits either for AN001 or AN101. 0: Channel-dedicated sample-and-hold circuit is disabled. 1: Channel-dedicated sample-and-hold circuit is enabled.	R/W
b10	SHANS[2]		Select whether to use or not use (bypass) the channel-dedicated sample-and-hold circuits either for AN002 or AN102. 0: Channel-dedicated sample-and-hold circuit is disabled. 1: Channel-dedicated sample-and-hold circuit is enabled.	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADSHCR register sets the parameters related to channel-dedicated sample-and-hold circuits.

SSTSH[7:0] Bits (Channel-Dedicated Sample-and-Hold Circuit Sampling Time Setting)

The SSTSH[7:0] bits set the sampling time for the channel-dedicated sample-and-hold circuits when the ADHMSR.SHMD bit is 0. Set the sampling time in clock cycles of ADCLK (A/D conversion clock). The initial value is 27 clock cycles. If the impedance of analog input signal source is too high to secure sufficient sampling time or if ADCLK is slow, the sampling time can be adjusted. Set the SSTSH[7:0] bits while the ADCSR.ADST bit is 0. Set a value between 12 and 252 clock cycles as the setting for sampling time.

Also, set a value such that the sampling time will be no less than 0.4 μ s.


SHANS[2:0] Bits (Channel-Dedicated Sample-and-Hold Circuit Bypass Select)

The SHANS[2:0] bits select whether to use or bypass the channel-dedicated sample-and-hold circuits of AN000 to AN002 of unit 0 or AN100 to AN102 of unit 1. Set the SHANS[2:0] bits while both the ADCSR.ADST and ADHMSR.SHMD bits are 0. If any of channels AN000 to AN002 of unit 0 or AN100 to AN102 of unit 1 is selected for group B or group C while operation is under group A priority control in group scan mode, the channel-dedicated sample-and-hold circuit should be disabled.

No channels of unit 2 have channel-dedicated sample-and-hold circuits.

38.2.21 A/D Sample-and-Hold Operating Mode Select Register (ADSHMSR)

Address(es): S12AD.ADSHMSR 0008 907Ch, S12AD1.ADSHMSR 0008 927Ch



Bit	Symbol	Bit Name	Description	R/W
b0	SHMD	Channel-Dedicated Sample-and-Hold Circuit Operating Mode Setting	0: Constant sampling of the channel-dedicated sample-and-hold circuits is disabled. 1: Constant sampling of the channel-dedicated sample-and-hold circuits is enabled.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADSHMSR register enables or disables constant sampling of the sample-and-hold circuit dedicated for channels.

SHMD Bit (Channel-Dedicated Sample-and-Hold Circuit Operating Mode Setting)


When the SHMD bit is set to 1, constant sampling of the sample-and-hold circuit for the channels selected by the ADSHCR.SHANS[2:0] bits is enabled. The SHMD bit should be set while the ADCSR.ADST bit is 0.

When the constant sampling function is enabled, constant sampling is performed while the 12-bit A/D converter is in the wait state and holding is performed when the A/D conversion is in progress.

Enable use of the channel-dedicated sample-and-hold circuit (ADSHCR.SHANS[2:0] ≠ 000b), enable normal sampling by the channel-dedicated sample-and-hold circuit (ADSHMSR.SHMD = 1), and wait for 6 cycles of ADCLK to pass before input of a trigger signal.

38.2.22 A/D Disconnection Detection Control Register (ADDISCR)

Address(es): S12AD.ADDISCR 0008 907Ah, S12AD1.ADDISCR 0008 927Ah, S12AD2.ADDISCR 0008 947Ah



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	ADNDIS[3:0]	A/D Disconnection Detection Assist Setting	Specify the period for discharging or precharging as a number of ADCLK cycles. b_3 b_0 0 0 0 0: No charging (disconnection detection assist function is disabled.) 0 0 1 1: Charging period of 3 clock cycles 0 1 1 0: Charging period of 6 clock cycles 1 0 0 1: Charging period of 9 clock cycles 1 1 0 0: Charging period of 12 clock cycles 1 1 1 1: Charging period of 15 clock cycles Settings other than above are prohibited.	R/W
b4	ADNDIS[4]		0: Discharge 1: Precharge	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADDISCR register sets the disconnection detection assist function.

ADNDIS[4:0] Bits (A/D Disconnection Detection Assist Setting)

The ADNDIS[4:0] bits select either precharge or discharge and the period of precharge/discharge for the A/D disconnection detection assist function. Setting the ADNDIS[4] bit = 1 allows to select precharge and setting the ADNDIS[4] bit = 0 allows to select discharge. The period of precharge/discharge can be set with the ADNDIS[3:0] bits. When ADNDIS[3:0] bits = 0000b, the disconnection detection assist function is disabled. Set the ADNDIS[3:0] bits to 0000b or a multiple of 3. A value other than those above cannot be set. The value set in the ADNDIS[3:0] bits is used to set the number of clock cycles that determines the precharging or discharging period.

The ADNDIS[4:0] bits should be set when the ADCSR.ADST bit is 0.


The disconnection detection assist function cannot be used when the PGA output, temperature sensor output, or internal reference voltage is converted, or when the self-diagnosis function is used. Set the ADNDIS[3:0] bits to 0000b.

When A/D conversion of a temperature sensor output or internal reference voltage proceeds, auto-discharging is also executed beforehand. Therefore, the ADNDIS[4:0] bits are automatically fixed to 0Fh during conversion for a scan group that includes a temperature sensor output or internal reference voltage, and the corresponding analog input paths in the A/D converter are discharged. Sampling starts after discharging is completed.

After the A/D conversion of a temperature sensor output or internal reference voltage is finished, the ADNDIS[4:0] bits automatically return to the setting before the conversion.

38.2.23 A/D Event Link Control Register (ADELCCR)

Address(es): S12AD.ADELCCR 0008 907Dh, S12AD1.ADELCCR 0008 927Dh, S12AD2.ADELCCR 0008 947Dh



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	ELCC[2:0]	Event Link Control	b2 b0 0 0 0: An event signal is generated when scanning for group A is completed. 0 0 1: An event signal is generated when scanning for group B is completed. 0 1 0: An event signal is generated when scanning for group A, group B, or group C is completed. 1 0 0: An event signal is generated when scanning for group C is completed. Settings other than above are prohibited.	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADELCCR register is used to set an event signal generation condition at completion of scanning.

ELCC[2:0] Bits (Event Link Control)

The ELCC[2:0] bits are used to select an event signal generation condition at completion of scanning.

38.2.24 A/D Group Scan Priority Control Register (ADGSPCR)

Address(es): S12AD.ADGSPCR 0008 9080h, S12AD1.ADGSPCR 0008 9280h, S12AD2.ADGSPCR 0008 9480h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	GBRP	LGRRS	—	—	—	—	—	—	—	—	—	—	—	—	GBRSCN	PGS
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PGS	Group Priority Control Setting *1	0: Operation is without group priority control 1: Operation is with group priority control	R/W
b1	GBRSCN	Low-Priority Group Restart Setting	(Enabled only when PGS = 1. Reserved when PGS = 0.) 0: Scanning for the group is not restarted after having been interrupted due to group priority control. 1: Scanning for the group is restarted after having been interrupted due to group priority control.	R/W
b13 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b14	LGRRS	Restart Channel Select	(Enabled when PGS = 1 and GBRSCN = 1. Reserved when PGS = 0 or GBRSCN = 0.) 0: Scanning is restarted from the scan start channel. 1: Scanning is restarted from the channel on which A/D conversion is not completed.	R/W
b15	GBRP	Single Scan Continuous Start *2	(Enabled only when PGS = 1. Reserved when PGS = 0.) 0: Single scan is not continuously started. 1: Single scan for the lowest-priority group is continuously started.	R/W

Note 1. When the PGS bit is to be set to 1, the ADCSR.ADCS[1:0] bits must be set to 01b (group scan mode). If the bits are set to any other values, proper operation is not guaranteed.

Note 2. When the GBRP bit has been set to 1, single scan is performed continuously for the lowest-priority group regardless of the setting of the GBRSCN bit.

The ADGSPCR register is used to interrupted scanning of the low-priority group and make settings for priority control of scanning for the priority group in group scan mode.

For the settings on group priority operation, refer to Table 38.23 and Table 38.24.

PGS Bit (Group Priority Control Setting)

The PGS bit sets the priority of operation in group scan mode. Set this bit to 1 when giving priority to operation on the group.

When the PGS bit is to be set to 1, the ADCSR.ADCS[1:0] bits must be set to 01b (group scan mode).

During group priority operation, a trigger to start scanning for the priority group is accepted during scan for the low-priority group, and scan for the priority group is started after scan for the low-priority group was interrupted. The priority order is group A > group B > group C.

When a trigger to start scanning for group B is accepted during scan for group C, group C scan is interrupted, and scan for group B is started. When a trigger to start scanning for group A is accepted during scan for group C, group C scan is interrupted, and scan for group A is started.

Likewise, when a trigger to start scanning for group A is accepted during scan for group B, group B scan is interrupted and scan for group A is started.

When setting the PGS bit to 0, clearing should be performed by software according to section 38.6.2, Notes on Stopping A/D Conversion. When setting the PGS bit to 1, follow the procedure described in section 38.3.6.3, Operation under Group Priority Control.

GBRSCN Bit (Low-Priority Group Restart Setting)

The GBRSCN bit controls the restarting of scan operation during group priority control.

If a scan operation on the low-priority group has been stopped by a priority group trigger input with the GBRSCN bit set to 1, the scan operation is restarted after the scanning of the priority group is completed. Also, if a low-priority trigger is input during scan for the priority group, the scan operation on the low-priority group is restarted after the scan for the priority group is completed.

If the GBRSCN bit has been set to 0, triggers that are input during A/D conversion are ignored. Also, the ADCSR.ADST bit must be 0 when the GBRSCN bit is to be set.

The setting of the GBRSCN bit is enabled when the PGS bit is set to 1.

LGRRS Bit (Restart Channel Select)

The LGRRS bit sets the channel on which scan is restarted during group priority control. The setting of the LGRRS bit is enabled when the PGS and GBRSCN bits are set to 1.

If a scan operation on the low-priority group has been stopped due to group priority operation with the LGRRS bit set to 0, the scan operation is restarted from the start channel after the scan for the priority group is completed.

If a scan operation on the low-priority group has been stopped due to group priority operation with the LGRRS bit set to 1, the scan operation is restarted*1 on the channel on which A/D conversion is not completed after the scan for the priority group is completed.

The LGRRS bit should be set while the ADCSR.ADST bit is 0.

Note 1. If A/D conversion on the addition set channel is not completed for the set number of times when scanning is stopped, A/D conversion on the channel is restarted for the set number of times when scanning is restarted.

GBRP Bit (Single Scan Continuous Start)

The GBRP bit is set when the lowest-priority group is continuously operated in single scan mode while group priority operation is set. The lowest-priority group is group C when groups A, B, and C are used; group B when groups A and B are used.

Setting the GBRP bit to 1 starts a single scan on the lowest-priority group. On completion of the scan, another single scan on the lowest-priority group is automatically started.

If scanning has been stopped due to group priority operation, single scan on the lowest-priority group is automatically restarted on completion of the A/D conversion on the priority group.

Disable the trigger input for the lowest-priority group before setting the GBRP bit to 1. When the GBRP bit is set to 1, only the lowest-priority group is scanned again even if the GBRSCN bit is 0.

The ADCSR.ADST bit must be 0 when the GBRP bit is to be set.

The setting of the GBRP bit is enabled when the PGS bit is 1.

38.2.25 A/D Comparison Function Control Register (ADCMPCR)

Address(es): S12AD.ADCMPCR 0008 9090h, S12AD1.ADCMPCR 0008 9290h, S12AD2.ADCMPCR 0008 9490h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
CMPAIE	WCMPPE	CMPBIE	—	CMPAE	—	CMPBE	—	—	—	—	—	—	—	CMPAB[1:0]	
Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit	Symbol	Bit Name	Description	R/W
b1, b0	CMPAB[1:0]	Window A/B Complex Conditions Setting	b1 b0 0 0: Window A comparison condition matched OR window B comparison condition matched 0 1: Window A comparison condition matched XOR window B comparison condition matched 1 0: Window A comparison condition matched AND window B comparison condition matched 1 1: Setting is prohibited	R/W
b8 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b9	CMPBE	Comparison Window B Enable	0: Comparison window B disabled 1: Comparison window B enabled	R/W
b10	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b11	CMPAE	Comparison Window A Enable	0: Comparison window A disabled 1: Comparison window A enabled	R/W
b12	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b13	CMPBIE	Comparison B Interrupt Enable	0: Comparison interrupt by a match with the comparison condition (window B) is disabled 1: Comparison interrupt by a match with the comparison condition (window B) is enabled	R/W
b14	WCMPPE	Window Function Setting	0: The window function is disabled Window A or B operates as a comparator for comparing between one value on the low side and the A/D-converted value 1: The window function is enabled Window A or B operates as a window comparator for comparing between two values on the high and low sides and the A/D-converted value	R/W
b15	CMPAIE	Comparison A Interrupt Enable	0: Comparison interrupt by a match with the comparison condition (window A) is disabled 1: Comparison interrupt by a match with the comparison condition (window A) is enabled	R/W

The ADCMPCR register is used to set the settings for the comparison window function (windows A and B).

CMPAB[1:0] Bits (Window A/B Complex Conditions Setting)

The CMPAB[1:0] bits are enabled when single scan mode and window A/B are both enabled (CMPAE bit = 1 and CMPBE bit = 1). These bits specify the monitor conditions of the ADWINMON.MONCOMB flag. The CMPAB[1:0] bits should be set when the ADCSR.ADST bit is 0.

CMPBE Bit (Comparison Window B Enable)

The CMPBE bit is used to disable or enable comparison window B. The CMPBE bit should be set when the ADCSR.ADST bit is 0.

To set the following registers, set this bit to 0.

- A/D channel select registers A0/A1/B0/B1/C0/C1 (ADANSA0, ADANSA1, ADANSB0, ADANSB1, ADANSC0, and ADANSC1)
- Bits OCSB, TSSB, OCSA, and TSSA in the A/D conversion extended input control register (ADEXICR.OCSB,

TSSB, OCSA, and TSSA)

- Bits OCSC and TSSC in the A/D group C extended input control register (ADGCEXCR.OCSC and TSSC)
- The CMPCHB[5:0] bits in the window B channel select register (ADCMPBNSR.CMPCHB[5:0])

CMPAE Bit (Comparison Window A Enable)

The CMPAE bit is used to disable or enable comparison window A. The CMPAE bit should be set when the ADCSR.ADST bit is 0.

To set the following registers, set this bit to 0.

- A/D channel select registers A0/A1/B0/B1/C0/C1 (ADANSA0, ADANSA1, ADANSB0, ADANSB1, ADANSC0, and ADANSC1)
- Bits OCSB, TSSB, OCSA, and TSSA in the A/D conversion extended input control register (ADEXICR.OCSB, TSSB, OCSA, and TSSA)
- Bits OCSC and TSSC in the A/D group C extended input control register (ADGCEXCR.OCSC and TSSC)
- Window A channel select registers 0 and 1 (ADCMPANSR0 and ADCMPANSR1)
- Window A extended input select register (ADCMPANSER)

CMPBIE Bit (Comparison B Interrupt Enable)

Enables or disables comparison interrupts by a window B comparison condition match. A single comparison interrupt exists for each unit. Table 38.18 lists the relationship between each unit and its comparison interrupt.

WCMPE Bit (Window Function Setting)

The WCMPE bit is used to disable or enable the window function. The WCMPE bit should be set when the ADCSR.ADST bit is 0.

CMPAIE Bit (Comparison A Interrupt Enable)

Enables or disables comparison interrupts by a window A comparison condition match. A single comparison interrupt exists for each unit. Table 38.18 lists the relationship between each unit and its comparison interrupt.

Table 38.18 Relationship Between Each Unit and Its Comparison Interrupt Unit

Unit	Comparison Interrupt	
	When Window A Comparison Condition is Met	When Window B Comparison Condition is Met
S12AD	S12CMPAI	S12CMPBI
S12AD1	S12CMPAI1	S12CMPBI1
S12AD2	S12CMPAI2	S12CMPBI2

38.2.26 A/D Comparison Function Window A Channel Select Register 0 (ADCMPANSR0)

(1) S12AD.ADCMPANSR0

Address(es): S12AD.ADCMPANSR0 0008 9094h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	—	CMPC HA007	CMPC HA006	CMPC HA005	CMPC HA004	CMPC HA003	CMPC HA002	CMPC HA001	CMPC HA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPCHA000	Comparison Window A Channel Select	These bits determine whether to include pins AN000 to AN007 as the targets for comparison window A. 0: Exclude from the targets for comparison window A. 1: Include as the targets for comparison window A.	R/W
b1	CMPCHA001			R/W
b2	CMPCHA002			R/W
b3	CMPCHA003			R/W
b4	CMPCHA004			R/W
b5	CMPCHA005			R/W
b6	CMPCHA006			R/W
b7	CMPCHA007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD.ADCMPANSR0 register selects analog inputs AN000 to AN007 of the channels that perform comparison with the conditions of comparison window A.

CMPCHA0n Bit (Comparison Window A Channel Select) (n = 00 to 07)

The comparison function is enabled when the CMPCHA0n bit with the same index number as the A/D conversion channel selected by the ADANSA0.ANSA0n bit, the ADANSB0.ANSB0n bit, and the ADANSC0.ANSC0n bit is set to 1.

The CMPCHA0n bit should be set while the ADCSR.ADST bit is 0.

(2) S12AD1.ADCMPANSR0

Address(es): S12AD1.ADCMPANSR0 0008 9294h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	CMPC HA007	CMPC HA006	CMPC HA005	CMPC HA004	CMPC HA003	CMPC HA002	CMPC HA001	CMPC HA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPCHA000	Comparison Window A Channel Select	These bits determine whether to include pins AN100 to AN107 as the targets for comparison window A. 0: Exclude from the targets for comparison window A. 1: Include as the targets for comparison window A.	R/W
b1	CMPCHA001			R/W
b2	CMPCHA002			R/W
b3	CMPCHA003			R/W
b4	CMPCHA004			R/W
b5	CMPCHA005			R/W
b6	CMPCHA006			R/W
b7	CMPCHA007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD1.ADCMPANSR0 register selects analog inputs AN100 to AN107 of the channels that perform comparison with the conditions of comparison window A.

CMPCHA0n Bit (Comparison Window A Channel Select) (n = 00 to 07)

The comparison function is enabled when the CMPCHA0n bit with the same index number as the A/D conversion channel selected by the ADANSA0.ANSA0n bit, the ADANSB0.ANSB0n bit, and the ADANSC0.ANSC0n bit is set to 1.

The CMPCHA0n bit should be set while the ADCSR.ADST bit is 0.

(3) S12AD2.ADCMPANSR0

Address(es): S12AD2.ADCMPANSR0 0008 9494h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	CMPC HA011	CMPC HA010	CMPC HA009	CMPC HA008	CMPC HA007	CMPC HA006	CMPC HA005	CMPC HA004	CMPC HA003	CMPC HA002	CMPC HA001	CMPC HA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPCHA000	Comparison Window A Channel Select	These bits determine whether to include pins AN200 to AN211 as the targets for comparison window A. 0: Exclude from the targets for comparison window A. 1: Include as the targets for comparison window A.	R/W
b1	CMPCHA001			R/W
b2	CMPCHA002			R/W
b3	CMPCHA003			R/W
b4	CMPCHA004			R/W
b5	CMPCHA005			R/W
b6	CMPCHA006			R/W
b7	CMPCHA007			R/W
b8	CMPCHA008			R/W
b9	CMPCHA009			R/W
b10	CMPCHA010			R/W
b11	CMPCHA011			R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD2.ADCMPANSR0 register selects analog inputs AN200 to AN211 of the channels that perform comparison with the conditions of comparison window A.

CMPCHA0n Bit (Comparison Window A Channel Select) (n = 00 to 11)

The comparison function is enabled when the CMPCHA0n bit with the same index number as the A/D conversion channel selected by the ADANSA0.ANSA0n bit, the ADANSB0.ANSB0n bit, and the ADANSC0.ANSC0n bit is set to 1.

The CMPCHA0n bit should be set while the ADCSR.ADST bit is 0.

38.2.27 A/D Comparison Function Window A Channel Select Register 1 (ADCMPANSR1)

Address(es): S12AD2.ADCMPANSR1 0008 9496h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	CMPC HA101	CMPC HA100
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPCHA100	Comparison Window A Channel Select	These bits determine whether to include pins AN216 to AN217 as the targets for comparison window A. 0: Exclude from the targets for comparison window A. 1: Include as the targets for comparison window A.	R/W
b1	CMPCHA101			R/W
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADCMPANSR1 register selects analog inputs AN216 to AN217 of the channels that perform comparison with the conditions of comparison window A.

CMPCHA1n Bit (Comparison Window A Channel Select) (n = 00, 01)

The comparison function is enabled when the CMPCHA1n bit with the same index number as the A/D conversion channel selected by the ADANSA1.ANSA1n bit, the ADANSB1.ANSB1n bit, and the ADANSC1.ANSC1n bit is set to 1.

The CMPCHA1n bit should be set while the ADCSR.ADST bit is 0.

38.2.28 A/D Comparison Function Window A Extended Input Select Register (ADCMPANSER)

Address(es): S12AD2.ADCMPANSER 0008 9492h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	CMPS OC	CMPST S
Value after reset:	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTS	Temperature Sensor Output Comparison Select	0: Temperature sensor output is excluded from the targets for comparison window A 1: Temperature sensor output is included as the targets for comparison window A	R/W
b1	CMPSOC	Internal Reference Voltage Compare Select	0: Internal reference voltage is excluded from the targets for comparison window A 1: Internal reference voltage is included as the targets for comparison window A	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADCMPANSER register selects whether the temperature sensor output or internal reference voltage is compared under the conditions of comparison window A.

CMPSTS Bit (Temperature Sensor Output Comparison Select)

The comparison window A is enabled when the CMPSTS bit is set to 1 while the ADEXICR.TSSA, ADEXICR.TSSB, or the ADGCEXCR.TSSC bit is 1. The CMPSTS bit should be set while the ADCSR.ADST bit is 0.


CMPSOC Bit (Internal Reference Voltage Compare Select)

The comparison window A is enabled when the CMPSOC bit is set to 1 while the ADEXICR.OCSA, ADEXICR.OCSB, or ADGCEXCR.OCSC bit is 1. The CMPSOC bit should be set while the ADCSR.ADST bit is 0.

38.2.29 A/D Comparison Function Window A Comparison Condition Setting Register 0 (ADCMPLR0)

(1) S12AD.ADCMPLR0

Address(es): S12AD.ADCMPLR0 0008 9098h



Bit	Symbol	Bit Name	Description	R/W
b0	CMPLCHA000	Comparison Window A Comparison Condition Select	When the window function is disabled (the ADCMPPCR.WCMPE bit is 0)	R/W
b1	CMPLCHA001		0: ADCMPDR0 register value > A/D-converted value	R/W
b2	CMPLCHA002		1: ADCMPDR0 register value < A/D-converted value	R/W
b3	CMPLCHA003	When the window function is enabled (the ADCMPPCR.WCMPE bit is 1)	0: A/D-converted value < ADCMPDR0 register value or ADCMPDR1 register value < A/D-converted value	R/W
b4	CMPLCHA004		1: ADCMPDR0 register value < A/D-converted value < ADCMPDR1 register value	R/W
b5	CMPLCHA005			R/W
b6	CMPLCHA006			R/W
b7	CMPLCHA007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD.ADCMPLR0 register specifies the conditions for comparison of the values in the S12AD.ADCMPDR0/ADCMPDR1 register and the value of A/D conversion. The S12AD.ADCMPLR0 register should be set while the S12AD.ADCSR.ADST bit is 0.

CMPLCHA0n Bit (Comparison Window A Comparison Condition Select) (n = 00 to 07)

The CMPLCHA0n bit specifies the comparison conditions of the channels (AN000 to AN007) targeted for the window A comparison conditions. The condition can be specified for each analog input for comparison. The CMPLCHA000 bit corresponds to AN000 and the CMPLCHA007 bit corresponds to AN007.

(2) S12AD1.ADCMPLR0

Address(es): S12AD1.ADCMPLR0 0008 9298h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	CMPLC HA007	CMPLC HA006	CMPLC HA005	CMPLC HA004	CMPLC HA003	CMPLC HA002	CMPLC HA001	CMPLC HA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPLCHA000	Comparison Window A	When the window function is disabled (the ADCMPDR.WCMPE bit is 0) 0: ADCMPDR0 register value > A/D-converted value 1: ADCMPDR0 register value < A/D-converted value	R/W
b1	CMPLCHA001	Comparison Condition Select		R/W
b2	CMPLCHA002			R/W
b3	CMPLCHA003		When the window function is enabled (the ADCMPDR.WCMPE bit is 1) 0: A/D-converted value < ADCMPDR0 register value or ADCMPDR1 register value < A/D-converted value 1: ADCMPDR0 register value < A/D-converted value < ADCMPDR1 register value	R/W
b4	CMPLCHA004			R/W
b5	CMPLCHA005			R/W
b6	CMPLCHA006			R/W
b7	CMPLCHA007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD1.ADCMPLR0 register specifies the conditions for comparison of the values in the S12AD1.ADCMPDR0/ADCMPDR1 register and the value of A/D conversion. The S12AD1.ADCMPLR0 register should be set while the S12AD1.ADCSR.ADST bit is 0.

CMPLCHA0n Bit (Comparison Window A Comparison Condition Select) (n = 00 to 07)

The CMPLCHA0n bit specifies the comparison conditions of the channels (AN100 to AN107) targeted for the window A comparison conditions. The condition can be specified for each analog input for comparison. The CMPLCHA000 bit corresponds to AN100 and the CMPLCHA007 bit corresponds to AN107.

(3) S12AD2.ADCMPLR0

Address(es): S12AD2.ADCMPLR0 0008 9498h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	CMPLCHA011	CMPLCHA010	CMPLCHA009	CMPLCHA008	CMPLCHA007	CMPLCHA006	CMPLCHA005	CMPLCHA004	CMPLCHA003	CMPLCHA002	CMPLCHA001	CMPLCHA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPLCHA000	Comparison Window A	When the window function is disabled (the ADCMPDR.WCMPE	R/W
b1	CMPLCHA001	Comparison Condition	bit is 0)	R/W
b2	CMPLCHA002	Select	0: ADCMPDR0 register value > A/D-converted value	R/W
b3	CMPLCHA003		1: ADCMPDR0 register value < A/D-converted value	R/W
b4	CMPLCHA004		When the window function is enabled (the ADCMPDR.WCMPE	R/W
b5	CMPLCHA005		bit is 1)	R/W
b6	CMPLCHA006		0: A/D-converted value < ADCMPDR0 register value or	R/W
b7	CMPLCHA007		ADCMPDR1 register value < A/D-converted value	R/W
b8	CMPLCHA008		1: ADCMPDR0 register value < A/D-converted value <	R/W
b9	CMPLCHA009		ADCMPDR1 register value	R/W
b10	CMPLCHA010			R/W
b11	CMPLCHA011			R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The S12AD2.ADCMPLR0 register specifies the conditions for comparison of the values in the S12AD2.ADCMPDR0/ADCMPDR1 register and the value of A/D conversion. The S12AD2.ADCMPLR0 register should be set while the S12AD2.ADCSR.ADST bit is 0.

CMPLCHA0n Bit (Comparison Window A Comparison Condition Select) (n = 00 to 11)

The CMPLCHA0n bit specifies the comparison conditions of the channels (AN200 to AN211) targeted for the window A comparison conditions. The condition can be specified for each analog input for comparison. The CMPLCHA000 bit corresponds to AN200 and the CMPLCHA011 bit corresponds to AN211.

When the result of comparison of each analog input matches with the pre-set condition, the ADCMPDR0.CMPSTCHA0n flag (n = 00 to 11) becomes 1 and a comparison interrupt (S12CMPAI, S12CMPAI1, S12CMPAI2) is generated. The conditions for comparison are shown in Figure 38.7.





Figure 38.7 Details of Comparison Condition: Comparison Function Window A

38.2.30 A/D Comparison Function Window A Comparison Condition Setting Register 1 (ADCMPLR1)

Address(es): S12AD2.ADCMPLR1 0008 949Ah



Bit	Symbol	Bit Name	Description	R/W
b0	CMPLCHA100	Comparison Window A	When the window function is disabled (the ADCMPCR.WCMPE bit is 0)	R/W
b1	CMPLCHA101	Comparison Condition Select	0: ADCMPDR0 register value > A/D-converted value 1: ADCMPDR0 register value < A/D-converted value	R/W
			When the window function is enabled (the ADCMPCR.WCMPE bit is 1) 0: A/D-converted value < ADCMPDR0 register value or ADCMPDR1 register value < A/D-converted value 1: ADCMPDR0 register value < A/D-converted value < ADCMPDR1 register value	
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADCMPLR1 register specifies the conditions for comparison of the values in the ADCMPDR0/ADCMPDR1 register and the value of A/D conversion. The ADCMPLR1 register should be set while the ADCSR.ADST bit is 0.

CMPLCHA1n Bit (Comparison Window A Comparison Condition Select) (n = 00, 01)

The CMPLCHA1n bit specifies the comparison conditions of the channels (AN216 to AN217) targeted for the window A comparison conditions. The condition can be specified for each analog input for comparison. The CMPLCHA100 bit corresponds to AN216 and the CMPLCHA101 bit corresponds to AN217.

When the result of comparison of each analog input matches with the pre-set condition, the S12AD2.ADCMPSR1.CMPSTCHA1n flag becomes 1 and a comparison interrupt (S12CMPAI2) is generated. The conditions for comparison are shown in Figure 38.7.

38.2.31 A/D Comparison Function Window A Extended Input Comparison Condition Setting Register (ADCMPLER)

Address(es): S12AD2.ADCMPLER 0008 9493h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	CMPLO C	CMPLT S
Value after reset:	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPLTS	Comparison Window A Temperature Sensor Output Comparison Condition Select	<p>When the window A function is disabled (the ADCMPPCR.WCMPE bit is 0)</p> <p>0: ADCMPDR0 register value > A/D-converted value 1: ADCMPDR0 register value < A/D-converted value</p> <p>When the window A function is enabled (the ADCMPPCR.WCMPE bit is 1)</p> <p>0: A/D-converted value < ADCMPDR0 register value or ADCMPDR1 register value < A/D-converted value 1: ADCMPDR0 register value < A/D-converted value < ADCMPDR1 register value</p>	R/W
b1	CMPLOC	Comparison Window A Internal Reference Voltage Comparison Condition Select	<p>When the window A function is disabled (the ADCMPPCR.WCMPE bit is 0)</p> <p>0: ADCMPDR0 register value > A/D-converted value 1: ADCMPDR0 register value < A/D-converted value</p> <p>When the window A function is enabled (the ADCMPPCR.WCMPE bit is 1)</p> <p>0: A/D-converted value < ADCMPDR0 register value or ADCMPDR1 register value < A/D-converted value 1: ADCMPDR0 register value < A/D-converted value < ADCMPDR1 register value</p>	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADCMPLER register specifies the conditions for comparison of the values in the ADCMPDR0/ADCMPDR1 register and the value of A/D conversion. The ADCMPLER register should be set while the ADCSR.ADST bit is 0.

CMPLTS Bit (Comparison Window A Temperature Sensor Output Comparison Condition Select)

The CMPLTS bit selects the comparison conditions of temperature sensor output targeted for window A.

When the result of comparison of temperature sensor output matches with the pre-set condition, the ADCMPSER.CMPFTS flag becomes 1. A comparison interrupt (S12CMPAI2) is generated.

Figure 38.7 shows the conditions for comparison.

CMPLOC Bit (Comparison Window A Internal Reference Voltage Comparison Condition Select)

The CMPLOC bit selects the comparison conditions of the internal reference voltage targeted for window A.

When the result of comparison of the internal reference voltage matches with the pre-set condition, the ADCMPSER.CMPFOC flag becomes 1. A comparison interrupt (S12CMPAI2) is generated.

Figure 38.7 shows the conditions for comparison.

38.2.32 A/D Comparison Function Window A Lower Level Setting Register (ADCMPDR0)

Address(es): S12AD.ADCMPDR0 0008 909Ch, S12AD1.ADCMPDR0 0008 929Ch, S12AD2.ADCMPDR0 0008 949Ch



The ADCMPDR0 register is a readable and writable register that specifies the reference data when the comparison window A function is used. The ADCMPDR0 register specifies the lower level of window A.

Writing to the ADCMPDR0 register is enabled even when A/D conversion is in progress. Rewriting the register value during the A/D conversion dynamically changes the reference data.

Satisfy the condition of [Upper limit level \geq Lower limit level (ADCMPDR1 setting value \geq ADCMPDR0 setting value)] when setting.

The data formats of the register for each given condition are shown below.

- Setting of the A/D data register format select bit (right-justified or left-justified format)
- Setting of the A/D-converted value addition/averaging function channel select register (A/D-converted value addition/averaging mode is enabled or disabled)
- Setting of the A/D-converted value addition/average count select register (addition/averaging mode is selected and addition count is selected)

Note: When the comparison values are set in a different format from that of the A/D data register y (ADDRy), correct result of comparison cannot be obtained.

(1) When A/D-Converted Value Addition/Average Mode is Disabled

- Right-justified format
The comparison level (lower) to be compared is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Left-justified format
The comparison level (lower) to be compared is set in bits 15 to 4. Write 0 to bits 3 to 0.

(2) When A/D-Converted Average Mode is Selected

- Right-justified format
The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Left-justified format
The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 15 to 4. Write 0 to bits 3 to 0.

A/D-converted value average mode can be set only when 2- or 4-time conversion is selected in A/D-converted value addition mode.

(3) When A/D-Converted Value Addition Mode is Selected

- Right-justified format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times)
The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 13 to 0. Write 0 to bits 15 and 14.
- Right-justified format (in A/D-converted value addition mode and when number of conversions is selected for 16 times)
The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 15

to 0.

- Left-justified format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times)

The comparison level (lower) to be compared with the A/D-converted value of the same channel is set in bits 15 to 2. Write 0 to bits 1 and 0.

- Left-justified format (in A/D-converted value addition mode and when number of conversions is selected for 16 times)


The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 15 to 0.

When A/D-converted value addition mode is selected, the value for comparison with the result of cumulative A/D-converted value of the same channel is specified. Conversion 1, 2, 3, 4, or 16 times is selectable. When A/D-converted value addition mode is selected and if conversion 1 to 4 is selected, the resolution of the results of conversion will be extended by 2 bits and so set a value for comparison with the results in the ADCMPDR0 register. When conversion 16 times is selected, the resolution of the results of conversion will be extended by 4 bits and so set a value for comparison with the results in the ADCMPDR0 register.

Even when A/D-converted value addition mode is selected, set the value for reference based on the setting of the A/D data register format select bit.

38.2.33 A/D Comparison Function Window A Upper Level Setting Register (ADCMPDR1)

Address(es): S12AD.ADCMPDR1 0008 909Eh, S12AD1.ADCMPDR1 0008 929Eh, S12AD2.ADCMPDR1 0008 949Eh



The ADCMPDR1 register is a readable and writable register that specifies the data for reference when the comparison window A function is used. The register specifies the upper level of window A.

A write operation to the ADCMPDR1 register is enabled even during A/D conversion. Rewriting the value of the register during A/D conversion dynamically changes the reference data.

Satisfy the condition of [upper limit level \geq lower limit level (ADCMPDR1 setting value \geq ADCMPDR0 setting value)] when setting.

The ADCMPDR1 register is not used when the window function is disabled.

The data formats of the register for each given condition are shown below.

- Setting of the A/D data register format select bit (right-justified or left-justified format)
- Setting of the A/D-converted value addition/averaging function channel select register (A/D-converted value addition/averaging mode is enabled or disabled)
- Setting of the A/D-converted value addition/averaging time select register (addition/averaging mode is selected and addition count is selected)

Note: When the comparison values are set in a different format from that of the A/D data register y (ADDRy), correct result of comparison cannot be obtained.

(1) When A/D-Converted Value Addition/Average Mode is Disabled

- Right-justified format
The comparison level (upper) is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Left-justified format
The comparison level (upper) is set in bits 15 to 4. Write 0 to bits 3 to 0.

(2) When A/D-Converted Average Mode is Selected

- Right-justified format
The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Left-justified format
The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 15 to 4. Write 0 to bits 3 to 0.

A/D-converted value average mode can be set only when 2- or 4-time conversion is selected in A/D-converted value addition mode.

(3) When A/D-Converted Value Addition Mode is Selected

- Right-justified format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times)
The comparison level (upper) to be compared with the A/D-converted value of the same channel is set bits 13 to 0. Write 0 to bits 15 and 14.
- Right-justified format (in A/D-converted value addition mode and when number of conversions is selected for 16 times)

The comparison level (upper) to be compared with the A/D-converted value of the same channel is set bits 15 to 0.

- Left-justified format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times)

The comparison level (upper) to be compared with the A/D-converted value of the same channel is set in bits 15 to 2. Write 0 to bits 1 and 0.

- Left-justified format (in A/D-converted value addition mode and when number of conversions is selected for 16 times)

The comparison level (upper) to be compared with the A/D-converted value of the same channel is set bits 15 to 0.

When A/D-converted value addition mode is selected, the value for comparison with the result of cumulative A/D-converted value of the same channel is specified. Conversion 1, 2, 3, 4, or 16 times is selectable. When A/D-converted value addition mode is selected and if conversion 1 to 4 is selected, the resolution of the results of conversion will be extended by 2 bits and so set a value for comparison with the results in the ADCMPDR1 register. When conversion 16 times is selected, the resolution of the results of conversion will be extended by 4 bits and so set a value for comparison with the results in the ADCMPDR1 register.

Even when A/D-converted value addition mode is selected, set the value for reference based on the setting of the A/D data register format select bit.

38.2.34 A/D Comparison Function Window A Channel Status Register 0 (ADCMPSTR0)

(1) S12AD.ADCMPSTR0

Address(es): S12AD.ADCMPSTR0 0008 90A0h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	CMPST CHA007	CMPST CHA006	CMPST CHA005	CMPST CHA004	CMPST CHA003	CMPST CHA002	CMPST CHA001	CMPST CHA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTCHA000	Comparison Window A Flag	When window A operation is enabled (ADCMPSTR.CMPAE = 1)	R/(W) *1
b1	CMPSTCHA001		These bits indicate the comparison result of the channels (AN000 to AN007) for the window A comparison condition	R/(W) *1
b2	CMPSTCHA002		0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/(W) *1
b3	CMPSTCHA003			R/(W) *1
b4	CMPSTCHA004			R/(W) *1
b5	CMPSTCHA005			R/(W) *1
b6	CMPSTCHA006			R/(W) *1
b7	CMPSTCHA007			R/(W) *1
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the flag after reading 1.

The S12AD.ADCMPSTR0 register is a register that stores the result of comparison by the comparison window A function.

CMPSTCHA0n Flag (Comparison Window A Flag) (n = 00 to 07)

The CMPSTCHA0n flag is a status flag that indicate the result of comparison of the channels (AN000 to AN007) of the comparison condition for window A. When the conversion result matches with the comparison condition specified in the ADCMPSTR0.CMPLCHA0n bit on completion of A/D conversion, this flag becomes 1.

When the ADCMPSTR.CMPAIE bit is 1, a comparison interrupt request (S12CMPAI) is generated at the setting of the flag. The CMPSTCHA000 flag corresponds to AN000 and the CMPSTCHA007 flag corresponds to AN007.

1 cannot be written to the CMPSTCHA0n flag.

[Setting condition]

- When ADCMPSTR.CMPAE bit = 1 and the condition set in the ADCMPSTR0.CMPLCHA0n bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

(2) S12AD1.ADCMPSTR0

Address(es): S12AD1.ADCMPSTR0 0008 92A0h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	CMPST CHA007	CMPST CHA006	CMPST CHA005	CMPST CHA004	CMPST CHA003	CMPST CHA002	CMPST CHA001	CMPST CHA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTCHA000	Comparison Window A Flag	When window A operation is enabled (ADCMPSTR.CMPAE = 1)	R/(W) *1
b1	CMPSTCHA001		These bits indicate the comparison result of the channels (AN100 to AN107) for the window A comparison condition	R/(W) *1
b2	CMPSTCHA002		0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/(W) *1
b3	CMPSTCHA003			R/(W) *1
b4	CMPSTCHA004			R/(W) *1
b5	CMPSTCHA005			R/(W) *1
b6	CMPSTCHA006			R/(W) *1
b7	CMPSTCHA007			R/(W) *1
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the flag after reading 1.

The S12AD1.ADCMPSTR0 register is a register that stores the result of comparison by the comparison window A function.

CMPSTCHA0n Flag (Comparison Window A Flag) (n = 00 to 07)

The CMPSTCHA0n flag is a status flag that indicates the result of comparison of the channels (AN100 to AN107) of the comparison condition for window A. When the conversion result matches with the comparison condition specified in the ADCMPSTR0.CMPLCHA0n bit on completion of A/D conversion, this flag becomes 1.

When the ADCMPSTR0.CMPAIE bit is 1, a comparison interrupt request (S12CMPAI1) is generated at the setting of the flag. The CMPSTCHA000 flag corresponds to AN100 and the CMPSTCHA007 flag corresponds to AN107.

1 cannot be written to the CMPSTCHA0n flag.

[Setting condition]

- When ADCMPSTR0.CMPAE bit = 1 and the condition set in the ADCMPSTR0.CMPLCHA0n bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

(3) S12AD2.ADCMPSTR0

Address(es): S12AD2.ADCMPSTR0 0008 94A0h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	CMPST CHA011	CMPST CHA010	CMPST CHA009	CMPST CHA008	CMPST CHA007	CMPST CHA006	CMPST CHA005	CMPST CHA004	CMPST CHA003	CMPST CHA002	CMPST CHA001	CMPST CHA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTCHA000	Comparison Window A Flag	When window A operation is enabled (ADCMPSTR.CMPAE = 1)	R/(W) *1
b1	CMPSTCHA001		These bits indicate the comparison result of the channels (AN200 to AN211) for the window A comparison	R/(W) *1
b2	CMPSTCHA002		0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/(W) *1
b3	CMPSTCHA003			R/(W) *1
b4	CMPSTCHA004			R/(W) *1
b5	CMPSTCHA005			R/(W) *1
b6	CMPSTCHA006			R/(W) *1
b7	CMPSTCHA007			R/(W) *1
b8	CMPSTCHA008			R/(W) *1
b9	CMPSTCHA009			R/(W) *1
b10	CMPSTCHA010			R/(W) *1
b11	CMPSTCHA011			R/(W) *1
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the flag after reading 1.

The S12AD2.ADCMPSTR0 register is a register that stores the result of comparison by the comparison window A function.

CMPSTCHA0n Flag (Comparison Window A Flag) (n = 00 to 11)

The CMPSTCHA0n flag is a status flag that indicate the result of comparison of the channels (AN200 to AN211) of the comparison condition for window A. When the conversion result matches with the comparison condition specified in the ADCMPSTR0.CMPLCHA0n bit on completion of A/D conversion, this flag becomes 1.

When the ADCMPSTR.CMPAIE bit is 1, a comparison interrupt request (S12CMPAI2) is generated at the setting of the flag. The CMPSTCHA000 flag corresponds to AN200 and the CMPSTCHA011 flag corresponds to AN211.

1 cannot be written to the CMPSTCHA0n flag.

[Setting condition]


- When ADCMPSTR.CMPAE bit = 1 and the condition set in the ADCMPSTR0.CMPLCHA0n bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

38.2.35 A/D Comparison Function Window A Channel Status Register 1 (ADCMPSTR1)

Address(es): S12AD2.ADCMPSTR1 0008 94A2h



Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTCHA100	Comparison Window A Flag	When window A operation is enabled (ADCMPSTR.CMPAE = 1)	R/(W) *1
b1	CMPSTCHA101		These bits indicate the comparison result of the channels (AN216 to AN217) for the window A comparison condition 0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/(W) *1
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the flag after reading 1.

The ADCMPSTR1 register is a register that stores the result of comparison by the comparison window A function.

CMPSTCHA1n Flag (Comparison Window A Flag) (n = 00, 01)

The CMPSTCHA1n flag is a status flag that indicate the result of comparison of the channels (AN216 to AN217) of the comparison condition for window A. When the conversion result matches with the comparison condition specified in the ADCMPSTR1.CMPLCHA1n bit on completion of A/D conversion, this flag becomes 1. When the ADCMPSTR.CMPAIE bit is 1, a comparison interrupt request (S12CMPAI2) is generated upon the setting of the flag. The CMPSTCHA100 flag corresponds to AN216 and the CMPSTCHA101 flag corresponds to AN217.

1 cannot be written to the CMPSTCHA1n flag.

[Setting condition]

- When ADCMPSTR.CMPAE bit = 1 and the condition set in the ADCMPSTR1.CMPLCHA1n bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

38.2.36 A/D Comparison Function Window A Extended Input Channel Status Register (ADCMPSER)

Address(es): S12AD2.ADCMPSER 0008 94A4h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	CMPF OC	CMPFT S
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPFTS	Comparison Window A Temperature Sensor Output Comparison Flag	When window A operation is enabled (ADCMPPCR.CMPAE = 1) This bit indicates the comparison result of the temperature sensor output 0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/(W) *1
b1	CMPFOC	Comparison Window A Internal Reference Voltage Comparison Flag	When window A operation is enabled (ADCMPPCR.CMPAE = 1) This bit indicates the comparison result of the internal reference voltage 0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/(W) *1
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the flag after reading 1.

The ADCMPSER register is a register that stores the result of comparison by the comparison window A function.

CMPFTS Flag (Comparison Window A Temperature Sensor Output Comparison Flag)

The CMPFTS flag is a status flag that indicates the result of comparison of the temperature sensor output. When the conversion result matches with the comparison condition specified in the ADCMPPLER.CMPLTS bit upon completion of A/D conversion, this flag becomes 1. When the ADCMPPCR.CMPAIE bit is 1, a comparison interrupt request (S12CMPAI2) is generated upon the setting of the flag.

1 cannot be written to the CMPFTS flag.

[Setting condition]

- When ADCMPPCR.CMPAE bit = 1 and the condition set in the ADCMPPLER.CMPLTS bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

CMPFOC Flag (Comparison Window A Internal Reference Voltage Comparison Flag)

The CMPFOC flag is a status flag that indicates the result of comparison of the internal reference voltage. When the conversion result matches with the comparison condition specified in the ADCMPPLER.CMPLOC bit upon completion of A/D conversion, this flag becomes 1. When the ADCMPPCR.CMPAIE bit is 1, a comparison interrupt request (S12CMPAI2) is generated upon the setting of the flag.

1 cannot be written to the CMPFOC flag.

[Setting condition]

- When ADCMPPCR.CMPAE bit = 1 and the condition set in the ADCMPPLER.CMPLOC bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

38.2.37 A/D Comparison Function Window A/B Status Monitoring Register (ADWINMON)

Address(es): S12AD.ADWINMON 0008 908Ch, S12AD1.ADWINMON 0008 928Ch, S12AD2.ADWINMON 0008 948Ch

b7	b6	b5	b4	b3	b2	b1	b0
—	—	MONC MPB	MONC MPA	—	—	—	MONC OMB
Value after reset:	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MONCOMB	Combination Result Monitoring Flag	This flag indicates the combination result. This flag is valid when both window A operation and window B operation are enabled. 0: The complex condition for window A/B is not satisfied. 1: The complex condition for window A/B is satisfied.	R
b3 to b1	—	Reserved	These bits are read as 0.	R
b4	MONCMPA	Comparison Result Monitor A Flag	0: The comparison condition for window A is not satisfied. 1: The comparison condition for window A is satisfied.	R
b5	MONCMPB	Comparison Result Monitor B Flag	0: The comparison condition for window B is not satisfied. 1: The comparison condition for window B is satisfied.	R
b7, b6	—	Reserved	These bits are read as 0.	R

The ADWINMON register can monitor the results of comparison and the combined result.

MONCOMB Flag (Combination Result Monitoring Flag)

The MONCOMB bit is a dedicated bit for reading the combined result of comparison condition A and B that were set in the ADCMPCR.CMPAB[1:0] bits as a combined condition.

[Setting condition]

- When ADCMPCR.CMPAE bit = 1 and ADCMPCR.CMPBE bit = 1, the condition set in the ADCMPCR.CMPAB[1:0] bits is satisfied.

[Clearing condition]

- No match with the combined condition set in the ADCMPCR.CMPAB[1:0] bits
- When ADCMPCR.CMPAE bit = 0 or ADCMPCR.CMPBE bit = 0

MONCMPA Flag (Comparison Result Monitor A Flag)

The MONCMPA bit is a dedicated bit for reading 1 when the condition set in the ADCMPLR0, ADCMPLR1, or ADCMPLER register matches with the A/D-converted value of the channel targeted for window A and for reading 0 when such condition is not satisfied.

[Setting condition]

- When ADCMPCR.CMPAE bit = 1, the condition set in the ADCMPLR0.CMPLCHA0n bit is satisfied.

[Clearing condition]

- When ADCMPCR.CMPAE bit = 1, the condition set in the ADCMPLR0.CMPLCHA0n bit is not satisfied.
- When ADCMPCR.CMPAE bit = 0 (the ADCMPCR.CMPAE bit is automatically cleared to 0).

MONCMPB Flag (Comparison Result Monitor B Flag)

The MONCMPB bit is a dedicated bit for reading 1 when the condition set in the ADCMPBNSR.CMPLB bit matches with the A/D-converted value of the channel targeted for window B and for reading 0 when such condition is not satisfied.

[Setting condition]

- When ADCMPCR.CMPBE bit = 1, the condition set in the ADCMPBNSR.CMPLB bit is satisfied.


[Clearing condition]

- When ADCMPCR.CMPBE bit = 1, the condition set in the ADCMPBNSR.CMPLB bit is not satisfied.
- When ADCMPCR.CMPBE bit = 0 (the ADCMPCR.CMPBE bit is automatically cleared to 0).

38.2.38 A/D Comparison Function Window B Channel Select Register (ADCMPBNSR)

(1) S12AD.ADCMPBNSR

Address(es): S12AD.ADCMPBNSR 0008 90A6h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	CMPCHB[5:0]	Comparison Window B Channel Select	Select the channel that compares with the condition of comparison window B b5 b0 0 0 0 0 0: AN000 0 0 0 0 1: AN001 0 0 0 1 0: AN002 : : 0 0 0 1 1 0: AN006 0 0 0 1 1 1: AN007 Settings other than above are prohibited.	R/W
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	CMPLB	Comparison Window B Comparison Condition Setting	When the window function is disabled (the ADCMPCR.WCMPE bit is 0) 0: ADWINLLB register value > A/D-converted value 1: ADWINLLB register value < A/D-converted value When the window function is enabled (the ADCMPCR.WCMPE bit is 1) 0: A/D-converted value < ADWINLLB register value or ADWINULB register value < A/D-converted value 1: ADWINLLB register value < A/D-converted value < ADWINULB register value	R/W

The S12AD.ADCMPBNSR register is used to specify the comparison window B function.

CMPCHB[5:0] Bits (Comparison Window B Channel Select)


The CMPCHB[5:0] bits select the channel to be compared with the comparison window B from AN000 to AN007. When the number of the A/D conversion channel selected in the ADANS_{Ay}.ANS_{Ayn} bit ($y = 0$ to 1, $n = 00$ to 07) and the ADANS_{By}.ANS_{Byn} bit is specified, the comparison window B function is enabled. The CMPCHB[5:0] bits should be set while the ADCSR.ADST bit is 0.

CMPLB Bit (Comparison Window B Comparison Condition Setting)

The CMPLB bit specifies the condition for comparison of the channels for window B. When the result of comparison of each analog input matches with the pre-set condition, the ADCMPBNSR.CMPSTB flag becomes 1 and a comparison interrupt (S12CMPBI) is generated. The conditions for comparison are shown in Figure 38.8.

(2) S12AD1.ADCMPBNSR

Address(es): S12AD1.ADCMPBNSR 0008 92A6h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	CMPCHB[5:0]	Comparison Window B Channel Select	Select the channel that compares with the condition of comparison window B <div style="font-family: monospace; font-size: small;"> b5 b0 0 0 0 0 0: AN100 0 0 0 0 1: AN101 0 0 0 1 0: AN102 : : 0 0 1 1 0: AN106 0 0 1 1 1: AN107 Settings other than above are prohibited. </div>	R/W
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	CMPPLB	Comparison Window B Comparison Condition Setting	When the window function is disabled (the ADCMPCR.WCMPE bit is 0) 0: ADWINLLB register value > A/D-converted value 1: ADWINLLB register value < A/D-converted value When the window function is enabled (the ADCMPCR.WCMPE bit is 1) 0: A/D-converted value < ADWINLLB register value or ADWINULB register value < A/D-converted value 1: ADWINLLB register value < A/D-converted value < ADWINULB register value	R/W

The S12AD1.ADCMPBNSR register is used to specify the comparison window B function.

CMPCHB[5:0] Bits (Comparison Window B Channel Select)


The CMPCHB[5:0] bits select the channel to be compared with the comparison window B from AN100 to AN107. When the number of the A/D conversion channel selected in the ADANS_{Ay}.ANS_{Ayn} bit ($y = 0$ to 1, $n = 00$ to 07) and the ADANS_{By}.ANS_{Byn} bit is specified, the comparison window B function is enabled. The CMPCHB[5:0] bits should be set while the ADCSR.ADST bit is 0.

CMPLB Bit (Comparison Window B Comparison Condition Setting)

The CMPLB bit specifies the condition for comparison of the channels for window B. When the result of comparison of each analog input matches with the pre-set condition, the ADCMPBSR.CMPSTB flag becomes 1 and a comparison interrupt (S12CMPBI1) is generated. The conditions for comparison are shown in Figure 38.8.

(3) S12AD2.ADCMPBNSR

Address(es): S12AD2.ADCMPBNSR 0008 94A6h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	CMPCHB[5:0]	Comparison Window B Channel Select	Select the channel that compares with the condition of comparison window B b5 b0 0 0 0 0 0: AN200 0 0 0 0 1: AN201 0 0 0 1 0: AN202 : : 0 0 0 1 1 0: AN206 0 0 0 1 1 1: AN207 : : 0 0 1 0 1 0: AN210 0 0 1 0 1 1: AN211 0 1 0 0 0 0: AN216 0 1 0 0 0 1: AN217 1 0 0 0 0 0: Temperature sensor 1 0 0 0 0 1: Internal reference voltage Settings other than above are prohibited.	R/W
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	CMPLB	Comparison Window B Comparison Condition Setting	When the window function is disabled (the ADCMPCR.WCMPE bit is 0) 0: ADWINLLB register value > A/D-converted value 1: ADWINLLB register value < A/D-converted value When the window function is enabled (the ADCMPCR.WCMPE bit is 1) 0: A/D-converted value < ADWINLLB register value or ADWINULB register value < A/D-converted value 1: ADWINLLB register value < A/D-converted value < ADWINULB register value	R/W

The S12AD2.ADCMPBNSR register is used to specify the comparison window B function.

CMPCHB[5:0] Bits (Comparison Window B Channel Select)

The CMPCHB[5:0] bits select the channel to be compared under the comparison window B condition from AN200 to AN211, AN216, AN217, temperature sensor, and internal reference voltage.

When the number of the A/D conversion channel selected in the ADANS_{Ay}.ANS_{Ayn} bit (y = 0, 1, n = 00 to 11) and the ADANS_{By}.ANS_{Byn} bit is specified, the comparison window B function is enabled.

The CMPCHB[5:0] bits should be set while the ADCSR.ADST bit is 0.

CMPLB Bit (Comparison Window B Comparison Condition Setting)

The CMPLB bit specifies the condition for comparison of the channels for window B. When the result of comparison of each analog input matches with the pre-set condition, the ADCMPBSR.CMPSTB flag becomes 1 and a comparison interrupt (S12CMPBI2) is generated. The conditions for comparison are shown in Figure 38.8.





Figure 38.8 Details of Comparison Condition: Comparison Function Window B

38.2.39 A/D Comparison Function Window B Lower Level Setting Register (ADWINLLB)

Address(es): S12AD.ADWINLLB 0008 90A8h, S12AD1.ADWINLLB 0008 92A8h, S12AD2.ADWINLLB 0008 94A8h



The ADWINLLB register is a readable and writable register that specifies reference data when comparison window B is in use. The register specifies the lower level of window B.

A write operation to the ADWINLLB register is enabled even during A/D conversion. Rewriting the value of the register during A/D conversion dynamically changes the reference data.

Satisfy the condition of [upper limit level \geq lower limit level (ADWINULB register setting value \geq ADWINLLB register setting value)] when setting.

The data formats of the register for each given condition are shown below.

- Setting of the A/D data register format select bit (right-justified or left-justified format)
- Setting of the A/D-converted value addition/averaging function channel select register (A/D-converted value addition/averaging mode is enabled or disabled)
- Setting of the A/D-converted value addition/averaging count select register (addition/averaging mode is selected and addition count is selected)

Note: When the comparison values are set in a different format from that of the A/D data register y (ADDRy), correct result of comparison cannot be obtained.

(1) When A/D-Converted Value Addition/Average Mode is Disabled

- Right-justified format
The comparison level (lower) to be compared is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Left-justified format
The comparison level (lower) to be compared is set in bits 15 to 4. Write 0 to bits 3 to 0.

(2) When A/D-Converted Average Mode is Selected

- Right-justified format
The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Left-justified format
The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 15 to 4. Write 0 to bits 3 to 0.

A/D-converted value average mode can be set only when 2- or 4-time conversion is selected in A/D-converted value addition mode.

(3) When A/D-Converted Value Addition Mode is Selected

- Right-justified format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times)
The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 13 to 0. Write 0 to bits 15 and 14.
- Right-justified format (in A/D-converted value addition mode and when number of conversions is selected for 16 times)
The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 15 to 0.


- Left-justified format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times)
The comparison level (lower) to be compared with the A/D-converted value of the same channel is set in bits 15 to 2. Write 0 to bits 1 and 0.
- Left-justified format (in A/D-converted value addition mode and when number of conversions is selected for 16 times)
The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 15 to 0.

When A/D-converted value addition mode is selected, the value for comparison with the result of cumulative A/D-converted value of the same channel is specified. Conversion 1, 2, 3, 4, or 16 times is selectable. When A/D-converted value addition mode is selected and if conversion 1 to 4 is selected, the resolution of the results of conversion will be extended by 2 bits and so set a value for comparison with the results in the ADWINLLB register. When conversion 16 times is selected, the resolution of the results of conversion will be extended by 4 bits and so set a value for comparison with the results in the ADWINLLB register.

Even when A/D-converted value addition mode is selected, set the value for reference based on the setting of the A/D data register format select bit.

38.2.40 A/D Comparison Function Window B Upper Level Setting Register (ADWINULB)

Address(es): S12AD.ADWINULB 0008 90AAh, S12AD1.ADWINULB 0008 92AAh, S12AD2.ADWINULB 0008 94AAh



The ADWINULB register is a readable and writable register that specifies the data for reference when the comparison window B function is used. The register specifies the upper level of window B.

A write operation to the register is enabled even during A/D conversion. Rewriting the value of the register during A/D conversion dynamically changes the reference data.

Satisfy the condition of [upper limit level \geq lower limit level (ADWINULB register setting value \geq ADWINLLB register setting value)] when setting.

The register is not used when the window function is disabled.

The data formats of the register for each given condition are shown below.

- Setting of the A/D data register format select bit (right-justified or left-justified format)
- Setting of the A/D-converted value addition/averaging function channel select register (A/D-converted value addition/averaging mode is enabled or disabled)
- Setting of the A/D-converted value addition/averaging count select register (addition/averaging mode is selected and addition count is selected)

Note: When the comparison values are set in a different format from that of the A/D data register y (ADDRy), correct result of comparison cannot be obtained.

(1) When A/D-Converted Value Addition/Average Mode is Disabled

- Right-justified format
The comparison level (upper) is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Left-justified format
The comparison level (upper) is set in bits 15 to 4. Write 0 to bits 3 to 0.

(2) When A/D-Converted Average Mode is Selected

- Right-justified format
The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Left-justified format
The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 15 to 4. Write 0 to bits 3 to 0.

A/D-converted value average mode can be set only when 2- or 4-time conversion is selected in A/D-converted value addition mode.

(3) When A/D-Converted Value Addition Mode is Selected

- Right-justified format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times)
The comparison level (upper) to be compared with the A/D-converted value of the same channel is set bits 13 to 0. Write 0 to bits 15 and 14.
- Right-justified format (in A/D-converted value addition mode and when number of conversions is selected for 16 times)

The comparison level (upper) to be compared with the A/D-converted value of the same channel is set bits 15 to 0.

- Left-justified format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times)

The comparison level (upper) to be compared with the A/D-converted value of the same channel is set in bits 15 to 2. Write 0 to bits 1 and 0.

- Left-justified format (in A/D-converted value addition mode and when number of conversions is selected for 16 times)

The comparison level (upper) to be compared with the A/D-converted value of the same channel is set bits 15 to 0.


When A/D-converted value addition mode is selected, the value for comparison with the result of cumulative A/D-converted value of the same channel is specified. Conversion 1, 2, 3, 4, or 16 times is selectable. When A/D-converted value addition mode is selected and if conversion 1 to 4 is selected, the resolution of the results of conversion will be extended by 2 bits and so set a value for comparison with the results in the ADWINULB register. When conversion 16 times is selected, the resolution of the results of conversion will be extended by 4 bits and so set a value for comparison with the results in the ADWINULB register.

Even when A/D-converted value addition mode is selected, set the value for reference based on the setting of the A/D data register format select bit.

38.2.41 A/D Comparison Function Window B Channel Status Register (ADCMPBSR)

(1) S12AD.ADCMPBSR

Address(es): S12AD.ADCMPBSR 0008 90ACh



Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTB	Comparison Window B Flag	0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/(W) *1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the flag after reading 1.

The S12AD.ADCMPBSR register is used to store results of comparison of the comparison window B function.

CMPSTB Flag (Comparison Window B Flag)

The CMPSTB flag is a status flag that indicates the result of comparison of the channels for window B comparison conditions (AN000 to AN007).

When the conversion result matches with the comparison condition that is set in the ADCMPBSR.CMPLB bit upon completion of A/D conversion, this flag becomes 1. When the ADCMPBSR.CMPBIE bit is 1, a comparison interrupt request (S12CMPBI) is generated upon the setting of the flag.

1 cannot be written to the CMPSTB flag.

[Setting condition]

- When ADCMPBSR.CMPBE bit = 1 and the condition set in the ADCMPBSR.CMPLB bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

(2) S12AD1.ADCMPBSR

Address(es): S12AD1.ADCMPBSR 0008 92ACh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	CMPST B
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTB	Comparison Window B Flag	0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/(W) *1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the flag after reading 1.

The S12AD1.ADCMPBSR register is used to store results of comparison of the comparison window B function.

CMPSTB Flag (Comparison Window B Flag)

The CMPSTB flag is a status flag that indicates the result of comparison of the channels for window B comparison conditions (AN100 to AN107).

When the conversion result matches with the comparison condition that is set in the ADCMPBNSR.CMPLB bit upon completion of A/D conversion, this flag becomes 1. When the ADCMPPCR.CMPBIE bit is 1, a comparison interrupt request (S12CMPBI1) is generated upon the setting of the flag.

1 cannot be written to the CMPSTB flag.

[Setting condition]


- When ADCMPPCR.CMPBE bit = 1 and the condition set in the ADCMPBNSR.CMPLB bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

(3) S12AD2.ADCMPBSR

Address(es): S12AD2.ADCMPBSR 0008 94ACh



Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTB	Comparison Window B Flag	0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/(W) *1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the flag after reading 1.

The S12AD2.ADCMPBSR register is used to store results of comparison of the comparison window B function.

CMPSTB Flag (Comparison Window B Flag)

The CMPSTB flag is a status flag that indicates the result of comparison of the channels for window B comparison conditions (AN200 to AN211, AN216, AN217, temperature sensor, internal reference voltage).

When the conversion result matches with the comparison condition that is set in the ADCMPBNSR.CMPLB bit upon completion of A/D conversion, this flag becomes 1. When the ADCMPPCR.CMPBIE bit is 1, a comparison interrupt request (S12CMPBI2) is generated upon the setting of the flag.

1 cannot be written to the CMPSTB flag.

[Setting condition]

- When ADCMPPCR.CMPBE bit = 1 and the condition set in the ADCMPBNSR.CMPLB bit is satisfied.


[Clearing condition]

- When 0 is written after reading the state of 1.

38.2.42 A/D Programmable Gain Amplifier Control Register (ADPGACR)

(1) S12AD.ADPGACR


Address(es): S12AD.ADPGACR 0008 91A0h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	P000CR[3:0]	P000 Amplifier Control	These bits control the PGA (P000) that is connected to AN000 and the destinations of the analog signal. For details of the settings, refer to Table 38.19.	R/W
b7 to b4	P001CR[3:0]	P001 Amplifier Control	These bits control the PGA (P001) that is connected to AN001 and the destinations of the analog signal. For details of the settings, refer to Table 38.19.	R/W
b11 to b8	P002CR[3:0]	P002 Amplifier Control	These bits control the PGA (P002) that is connected to AN002 and the destinations of the analog signal. For details of the settings, refer to Table 38.19.	R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

(2) S12AD1.ADPGACR

Address(es): S12AD1.ADPGACR 0008 93A0h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	P100CR[3:0]	P100 Amplifier Control	These bits control the PGA (P100) that is connected to AN100 and the destinations of the analog signal. For details of the settings, refer to Table 38.19.	R/W
b7 to b4	P101CR[3:0]	P101 Amplifier Control	These bits control the PGA (P101) that is connected to AN101 and the destinations of the analog signal. For details of the settings, refer to Table 38.19.	R/W
b11 to b8	P102CR[3:0]	P102 Amplifier Control	These bits control the PGA (P102) that is connected to AN102 and the destinations of the analog signal. For details of the settings, refer to Table 38.19.	R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

PxCR[3:0] Bits (Px Amplifier Control) (x = 000 to 002, 100 to 102)

These bits set the paths for analog signals which were input to pins AN000 to AN002, and pins AN100 to AN102. Refer to Table 38.19 for the relationships among the settings, input signals to the A/D converter, and input signals to comparator C.

As for the relationships with bits in other registers, refer to section 38.3.16, Programmable Gain Amplifier.

Table 38.19 Settings of the PxCR[3:0] bits and paths for analog signals (x = 000 to 002, 100 to 102; m = 0 to 5)

PxCR[3:0] Bits	PGA	Input to the A/D converter	Input to comparator C	
			CMPCm0	CMPCm1
0000b (initial value)	Disabled	—	—	—
0001b*1	Disabled	ANx	—	—
1000b*1	Disabled	—	ANx	—
1001b*1	Disabled	ANx	ANx	—
1100b	Enabled	—	ANx*2	Px output
1101b	Enabled	ANx*3	ANx*2	Px output
1110b	Enabled	Px output	ANx*2	Px output

Note: Settings other than those listed above are prohibited.

Note 1. Set the ADPGADC0.PxDEN bit to 0 (single-ended input).


Note 2. ANx is only enabled when the ADPGADC0.PxDEN bit is 0 (single-ended input).

Note 3. Do not input a negative voltage on an ANx pin.

38.2.43 A/D Programmable Gain Amplifier Gain Setting Register 0 (ADPGAGS0)

(1) S12AD.ADPGAGS0

Address(es): S12AD.ADPGAGS0 0008 91A2h




Bit	Symbol	Bit Name	Description	R/W
b3 to b0	P000GAIN[3:0]	P000 Amplifier Gain Setting	<ul style="list-style-type: none"> When pseudo-differential input is disabled (ADPGADCR0.PxDEN bit = 0) 0 0 0 0: x 2.000 0 0 0 1: x 2.500 0 0 1 1: x 3.077 0 1 0 1: x 3.636 0 1 1 0: x 4.000 0 1 1 1: x 4.444 	R/W
b7 to b4	P001GAIN[3:0]	P001 Amplifier Gain Setting	<ul style="list-style-type: none"> 1 0 0 0: x 5.000 1 0 1 0: x 6.667 1 0 1 1: x 8.000 1 1 0 0: x 10.000 1 1 0 1: x 13.333 1 1 1 0: x 20.000 Settings other than above are prohibited.	R/W
b11 to b8	P002GAIN[3:0]	P002 Amplifier Gain Setting	<ul style="list-style-type: none"> When pseudo-differential input is enabled (ADPGADCR0.PxDEN bit = 1 and ADPGACR.PxCR[2] bit = 1) 0 0 0 1: x 1.500 1 0 0 0: x 4.000 1 0 1 1: x 7.000 1 1 0 1: x 12.333 Settings other than above are prohibited.	R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note: For details of bit setting, refer to section 38.3.16, Programmable Gain Amplifier.

(2) S12AD1.ADPGAGS0

Address(es): S12AD1.ADPGAGS0 0008 93A2h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	P100GAIN[3:0]	P100 Amplifier Gain Setting	<ul style="list-style-type: none"> When pseudo-differential input is disabled (ADPGADC0.PxDEN bit = 0) 0 0 0 0: x 2.000 0 0 0 1: x 2.500 0 0 1 1: x 3.077 0 1 0 1: x 3.636 0 1 1 0: x 4.000 0 1 1 1: x 4.444 	R/W
b7 to b4	P101GAIN[3:0]	P101 Amplifier Gain Setting	<ul style="list-style-type: none"> 1 0 0 0: x 5.000 1 0 1 0: x 6.667 1 0 1 1: x 8.000 1 1 0 0: x 10.000 1 1 0 1: x 13.333 1 1 1 0: x 20.000 Settings other than above are prohibited. 	R/W
b11 to b8	P102GAIN[3:0]	P102 Amplifier Gain Setting	<ul style="list-style-type: none"> When pseudo-differential input is enabled (ADPGADC0.PxDEN bit = 1 and ADPGACR.PxCR[2] bit = 1) 0 0 0 1: x 1.500 1 0 0 0: x 4.000 1 0 1 1: x 7.000 1 1 0 1: x 12.333 Settings other than above are prohibited. 	R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note: For details of bit setting, refer to section 38.3.16, Programmable Gain Amplifier.

PxGAIN[3:0] Bits (Px Amplifier Gain Setting) (x = 000 to 002, 100 to 102)

The PxGAIN[3:0] bits are used to specify the gain of each programmable gain amplifier Px. When using pseudo-differential input (ADPGADC0.PxDEN bit = 1 and ADPGACR.PxCR[2] bit = 1), set the value such that the same gain is obtained as with the ADPGADC0.PxDG[1:0] bits.

38.2.44 A/D Programmable Gain Amplifier Differential Input Control Register (ADPGADCR0)

(1) S12AD.ADPGADCR0

Address(es): S12AD.ADPGADCR0 0008 91B0h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	P002D EN	—	P002DG[1:0]	P001D EN	—	P001DG[1:0]	P000D EN	—	P000DG[1:0]	—	—	—
Value after reset:	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	P000DG[1:0]	P000 Amplifier Differential Gain Setting*1	b1 b0 0 0: × 1.500 0 1: × 4.000 1 0: × 7.000 1 1: × 12.333	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3	P000DEN	P000 Amplifier Differential Input Enable*2	0: Pseudo-differential input disabled (single-ended input) 1: Pseudo-differential input enabled	R/W
b5, b4	P001DG[1:0]	P001 Amplifier Differential Gain Setting*1	b5 b4 0 0: × 1.500 0 1: × 4.000 1 0: × 7.000 1 1: × 12.333	R/W
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	P001DEN	P001 Amplifier Differential Input Enable*2	0: Pseudo-differential input disabled (single-ended input) 1: Pseudo-differential input enabled	R/W
b9, b8	P002DG[1:0]	P002 Amplifier Differential Gain Setting*1	b9 b8 0 0: × 1.500 0 1: × 4.000 1 0: × 7.000 1 1: × 12.333	R/W
b10	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b11	P002DEN	P002 Amplifier Differential Input Enable*2	0: Pseudo-differential input disabled (single-ended input) 1: Pseudo-differential input enabled	R/W
b14 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	—	Reserved	This bit is read as 1. The write value should be 1.	R/W

Note: For details of bit setting, refer to section 38.3.16, Programmable Gain Amplifier.

Note 1. This bit is enabled when PxDEN bit = 1 and ADPGACR.PxCR[2] bit = 1 (x = 000 to 002).

Note 2. When a negative voltage is to be input to the PGAVSS0 pin, set each of the P000DEN, P001DEN, and P002DEN bits to 1.

(2) S12AD1.ADPGADCR0

Address(es): S12AD1.ADPGADCR0 0008 93B0h

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	P102D EN	—	P102DG[1:0]	P101D EN	—	P101DG[1:0]	P100D EN	—	P100DG[1:0]	—	—	—
Value after reset:	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	P100DG[1:0]	P100 Amplifier Differential Gain Setting*1	b1 b0 0 0: × 1.500 0 1: × 4.000 1 0: × 7.000 1 1: × 12.333	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3	P100DEN	P100 Amplifier Differential Input Enable*2	0: Pseudo-differential input disabled (single-ended input) 1: Pseudo-differential input enabled	R/W
b5, b4	P101DG[1:0]	P101 Amplifier Differential Gain Setting*1	b5 b4 0 0: × 1.500 0 1: × 4.000 1 0: × 7.000 1 1: × 12.333	R/W
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	P101DEN	P101 Amplifier Differential Input Enable*2	0: Pseudo-differential input disabled (single-ended input) 1: Pseudo-differential input enabled	R/W
b9, b8	P102DG[1:0]	P102 Amplifier Differential Gain Setting*1	b9 b8 0 0: × 1.500 0 1: × 4.000 1 0: × 7.000 1 1: × 12.333	R/W
b10	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b11	P102DEN	P102 Amplifier Differential Input Enable*2	0: Pseudo-differential input disabled (single-ended input) 1: Pseudo-differential input enabled	R/W
b14 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	—	Reserved	This bit is read as 1. The write value should be 1.	R/W

Note: For details of bit setting, refer to section 38.3.16, Programmable Gain Amplifier.

Note 1. This bit is enabled when PxDEN bit = 1 and ADPGACR.PxCR[2] bit = 1 (x = 100 to 102).

Note 2. When a negative voltage is to be input to the PGAVSS1 pin, set each of the P100DEN, P101DEN, and P102DEN bits to 1.

PxDG[1:0] Bits (Px Amplifier Differential Gain Setting) (x = 000 to 002, 100 to 102)

The PxDG[1:0] bits specify the gain of each programmable amplifier Px with a pseudo-differential input is enabled. It is effective only when both the PxDEN and ADPGACR.PxCR[2] bits are set to 1.

In these bits, set the value such that the same gain is obtained as with the ADPGAGS0.PxGAIN[3:0] bits.

Example: To set the gain of P000 as × 1.500

ADPGAGS0.P000GAIN[3:0] bits = 0001b

ADPGADCR0.P000DG[1:0] bits = 00b

PxDEN Bit (Px Amplifier Pseudo-Differential Input Enable) (x = 000 to 002, 100 to 102)

The PxDEN bit enables or disables the pseudo-differential input of each programmable amplifier Px.

To use a PGA with single-ended input, set the bit to 0. Also, connect the corresponding PGAVSS0 or PGAVSS1 pin to the AVSS0 or AVSS1 pins, respectively.

38.2.45 A/D Internal Reference Voltage Monitoring Circuit Enable Register (ADVMONCR)

Address(es): S12AD2.ADVMONCR 0008 95E2h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	VDE

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	VDE	Voltage Monitoring Circuit Enable	0: Disables internal reference voltage monitoring circuit operation. 1: Enables internal reference voltage monitoring circuit operation.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADVMONCR register is used to enable the voltage monitoring circuit operation for the internal reference voltage. Set the register while the ADCSR.ADST bit is 0.

38.2.46 A/D Internal Reference Voltage Monitoring Circuit Output Enable Register (ADVMONO)

Address(es): S12AD2.ADVMONO 0008 95E4h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	—	—	—	VDO

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	VDO	Voltage Monitoring Circuit Voltage Output Enable	0: Disables voltage output of internal reference voltage monitoring circuit. 1: Enables voltage output of internal reference voltage monitoring circuit.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADVMONO register is used to enable the voltage output of the voltage monitoring circuit for the internal reference voltage.

Set the register while the ADCSR.ADST bit is 0.

38.3 Operation

38.3.1 A/D Converter Initialization Flowchart

Initialize the A/D converter following the example of flowchart shown in Figure 38.9.




Figure 38.9 A/D Converter Initialization Flowchart

38.3.2 Setting the Input Paths of AN000 to AN002, AN007, AN100 to AN102, and AN107

Paths from input pins to the A/D converters or to comparators C are as shown in Figure 38.10. It only shows the path for P000 as an example. The paths for the other channels are the same as this.




Figure 38.10 Internal Block Chart of PGA (P000)

Set the registers in accordance with Table 38.20 and Table 38.21 depending on the use of pins AN000 to AN002 and AN100 to AN102, the product in use, and the analog power supply voltage. Refer to Figure 38.11 for the setting procedures for AN000 to AN002, AN007, AN100 to AN102, and AN107. The VOLS.R.PGAVLS bit controls all channels of PGA. Refer to section 3, Operating Modes for details of the VOLS.R.PGAVLS bit.

To use the AN007 or AN107 pin as the pin to be measured, disable all PGAs in the corresponding unit (PxCR[2] = 0; x = 000 to 002, or 100 to 102), set them to single-ended input (PxDEN = 0), and then set AN007 or AN107 as a target for conversion (ANSA007 = 1 or ANSA107 = 1).

Table 38.20 Setting for the Function to be Used (Target for Measurement) and PGA-Related Registers (In the Case of a Product Without Pseudo-Differential Input to the PGAs) (x = 000 to 002, 100 to 102; m = 0 to 5)

Pin Function	PGA	A/D Converter	Comparator C		ADPGADCR0	ADPGACR
			CMPCm0	CMPCm1	PxDEN	PxCR[3:0]
(After releasing from a reset)	Disabled	—	—	—	1	0000b
General I/O port	Disabled	—	—	—	0	0000b
Analog input pin	Disabled	ANx	—	—	0	0001b
Analog input pin	Disabled	—	ANx	—	0	1000b
Analog input pin	Disabled	ANx	ANx	—	0	1001b
Analog input pin	Single-ended input	—	ANx	Px output	0	1100b
Analog input pin	Single-ended input	ANx	ANx	Px output	0	1101b
Analog input pin	Single-ended input	Px output	ANx	Px output	0	1110b

Table 38.21 Setting for the Function to be Used (Target for Measurement) and PGA-Related Registers (In the Case of a Product With Pseudo-Differential Input to the PGAs) (x = 000 to 002, 100 to 102; m = 0 to 5)

Pin Function	PGA	A/D Converter	Comparator C		ADPGADCR0	ADPGACR
			CMPCm0	CMPCm1	PxDEN	PxCR[3:0]
(After releasing from a reset)	Disabled	—	—	—	1	0000b
General I/O port	Disabled	—	—	—	0	0000b
Analog input pin	Disabled	ANx	—	—	0	0001b
Analog input pin	Disabled	—	ANx	—	0	1000b
Analog input pin	Disabled	ANx	ANx	—	0	1001b
Analog input pin	Single-ended input*1	—	ANx	Px output	0	1100b
Analog input pin	Single-ended input*1	ANx	ANx	Px output	0	1101b
Analog input pin	Single-ended input*1	Px output	ANx	Px output	0	1110b
Analog input pin	Pseudo-differential input*2	—	—	Px output	1	1100b
Analog input pin	Pseudo-differential input*3	ANx*4	—	Px output	1	1101b
Analog input pin	Pseudo-differential input*2	Px output	—	Px output	1	1110b

Note 1. Connect the corresponding PGAVSS0 and PGAVSS1 pins to the AVSS0 and AVSS1 pins.

Note 2. When the AVCC voltage is 4.0 V or higher, and a negative voltage is input to even one of the ANx, PGAVSS0, and PGAVSS1 pins, set the VOLSR.PGAVLS bit to 0.

Note 3. This setting is available when the channel-dedicated sample-and-hold circuit is used. When the AVCC voltage is 4.0 V or higher, and a negative voltage is input to the PGAVSS0 or PGAVSS1 pin, set the VOLSR.PGAVLS bit to 0.

Note 4. Do not input a negative voltage to the ANx pin.




Figure 38.11 Procedure for Settings

38.3.3 Scanning Operation

In scanning, A/D conversion is performed sequentially on the analog inputs of the specified channels.

A scan conversion is performed in three operating modes: single scan mode, continuous scan mode, and group scan mode. In single scan mode, one or more specified channels are scanned once. In continuous scan mode, one or more specified channels are scanned repeatedly until the ADCSR.ADST bit is cleared to 0 from 1 by software. In group scan mode, the selected channels of groups A, B, and C are scanned once after starting to be scanned according to the respective synchronous trigger.

In single scan mode and continuous scan mode, A/D conversion is performed for the analog channels selected in the ADANSA0 and ADANSA1 registers according to the order of conversion specified in the ADSCSn register.

In group scan mode, A/D conversion is performed for analog channels of groups A, B, and C selected by the ADANSA0 and ADANSA1 registers, the ADANSB0 and ADANSB1 registers, and the ADANSC0 and ADANSC1 registers, respectively, according to the order of conversion specified in the ADSCSn register.

When self-diagnosis is selected, it is executed once at the beginning of each scan and one of the three voltages internally generated in the 12-bit A/D converter is converted.

The temperature sensor output and the internal reference voltage can be selected; however, they cannot be selected in combination with an analog input of the channels in the same group.

Conversion of the temperature sensor output takes priority when the temperature sensor output and internal reference voltage are selected simultaneously.

When converting the temperature sensor output or the internal reference voltage, an auto-discharging is automatically performed.

Double trigger mode is to be used with single scan mode or group scan mode. With double trigger mode being enabled, A/D conversion data of a channel selected by the ADCSR.DBLANS[4:0] bits is duplicated only if the conversion is started by the synchronous trigger selected by the ADSTRGR.TRSA[5:0] bits. In group scan mode, the double trigger function can be used only for group A.

Extended double trigger mode indicates a state when the following synchronous trigger (two synchronous trigger sources enabled) is selected by the TRSA[5:0] bits in the A/D conversion start trigger select register (ADSTRGR) in double trigger mode.

- TRG4AN or TRG4BN (the ADSTRGR.TRSA[5:0] bits are set to 001011b)
- TRG7AN or TRG7BN (the ADSTRGR.TRSA[5:0] bits are set to 001111b)
- TRGA0N or TRG0N (the ADSTRGR.TRSA[5:0] bits are set to 011001b)
- TRGA9N or TRG9N (the ADSTRGR.TRSA[5:0] bits are set to 011010b)
- TRGA0N or TRGA9N (the ADSTRGR.TRSA[5:0] bits are set to 011011b)
- TRG0N or TRG9N (the ADSTRGR.TRSA[5:0] bits are set to 011100b)
- ELCTRG00N or ELCTRG01N, ELCTRG10N or ELCTRG11N, or ELCTRG20N or ELCTRG21N (the ADSTRGR.TRSA[5:0] bits are set to 111010b)

In extended double trigger mode, in addition to normal operations in double trigger mode, A/D conversion data is stored in A/D data duplication register A (ADDBLDRA) or A/D data duplication register B (ADDBLDRB) depending on the trigger type. If two types of triggers have occurred simultaneously in this mode, A/D conversion data is not sorted by the trigger sources and is stored in data duplication register B (ADDBLDRB).

Note that if a new trigger is input during A/D conversion caused by another trigger, the new trigger is ignored.

When any of AN000 to AN002 or AN100 to AN102 channels is set as a channel-dedicated sample-and-hold circuit by the ADSHCR.SHANS[2:0] bits, the target analog input is sampled and held before the first A/D conversion of each scan.

38.3.4 Single Scan Mode

38.3.4.1 Basic Operation (Without Channel-Dedicated Sample-and-Hold Circuits)

In basic operation of single scan mode, A/D conversion is performed once on the analog input of the specified channels as below.

- (1) When the ADCSR.ADST bit is set to 1 (starting A/D conversion) by software, or synchronous or asynchronous trigger input, A/D conversion is performed for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register. (Specified conversion order in Figure 38.12: AN004 → AN005 → AN006)
- (2) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (3) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (4) The ADCSR.ADST bit remains 1 (starting A/D conversion) during A/D conversion, and is automatically cleared to 0 when A/D conversion of all the selected channels is completed. Then the 12-bit A/D converter enters a wait state.




Figure 38.12 Example of Operation in Single Scan Mode (Basic Operation: AN004, AN005, AN006 Selected)

38.3.4.2 Basic Operation (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Disabled)

When a channel-dedicated sample-and-hold circuit is used, sample-and-hold operations are performed first, and this is followed by A/D conversion once of the analog inputs on all selected channels. The ADSHCR.SHANS[2:0] bits are used to select the channels for which the channel-dedicated sample-and-hold circuits are to be used.

- (1) Analog input sampling of all channels for which the channel-dedicated sample-and-hold circuits are to be used is started when the ADCSR.ADST bit is set to 1 (starting A/D conversion) by software, or synchronous or asynchronous trigger input.
- (2) After sample-and-hold operation, A/D conversion is performed for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register. To use the channel-dedicated sample-and-hold circuit, set the corresponding channel in any of the ADSCS0, ADSCS1, or ADSCS2 register.
- (3) Each time A/D conversion of a single channel is completed, the result of A/D conversion is stored in the corresponding A/D data register (ADDRy).
- (4) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (5) The ADCSR.ADST bit remains 1 (starting A/D conversion) during A/D conversion, and is automatically cleared to 0 when A/D conversion of all the selected channels is completed. Then the 12-bit A/D converter enters a wait state.




Figure 38.13 Example of Operation in Single Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used; AN000, AN001, AN002 Selected, with Constant Sampling Disabled)

38.3.4.3 Basic Operation (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Enabled)

When constant sampling is enabled and the channel sample-and-hold circuit is used, a single A/D conversion is performed for analog input of all channels selected after sampling and holding is executed.

The channels for channel sample-and-hold circuit can be selected in the ADSHCR.SHANS[2:0] bits.

- (1) When the ADSHMSR.SHMD bit is set to 1, the sample-and-hold circuit selected in the ADSHCR.SHANS[2:0] bits starts constant sampling.
- (2) Analog input sampling of all channels for which the channel-dedicated sample-and-hold circuits are to be used is started when the ADCSR.ADST bit is set to 1 (starting A/D conversion) by software, or synchronous or asynchronous trigger input. After setting the ADSHMSR.SHMD bit to 1 and 750 ns minimum are elapsed, set the ADCSR.ADST bit to 1.
- (3) When the stabilizing time for the sample-and-hold circuit is elapsed, A/D conversion is performed for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register. To use the channel-dedicated sample-and-hold circuit, set the corresponding channel in any of the ADSCS0, ADSCS1, or ADSCS2 register.
- (4) Each time A/D conversion of a single channels is completed, the A/D-converted value is stored in the corresponding A/D data register (ADDRy), the sample-and-hold circuit resumes constant sampling.
- (5) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (6) The ADCSR.ADST bit remains 1 (starting A/D conversion) during A/D conversion, and is automatically cleared to 0 when A/D conversion of all the selected channels is completed. Then the 12-bit A/D converter enters a wait state. When a single scan is performed in sequence, set the time of constant sampling of the sample-and-hold circuit to 400 ns or longer (when allowable impedance of the source of the enabling signal is 1 kΩ).
- (7) When the ADSHMSR.SHMD bit is cleared to 0, the sample-and-hold circuit stops.




Figure 38.14 Example of Operation in Single Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used; AN000 to AN002 Selected, with Constant Sampling Enabled)

38.3.4.4 Channel Selection and Self-Diagnosis (Without Channel-Dedicated Sample-and-Hold Circuits)

When channels and self-diagnosis are selected, A/D conversion is performed once for the reference voltage supplied to the 12-bit A/D converter as below. After that, A/D conversion is performed only once on the analog input of the selected channels.

- (1) A/D conversion for self-diagnosis is started when the ADCSR.ADST bit is set to 1 (starting A/D conversion) by software, or synchronous or asynchronous trigger input.
- (2) When A/D conversion for self-diagnosis is completed, A/D conversion result is stored into the A/D self-diagnosis data register (ADRD), A/D conversion is performed for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register.
- (3) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (4) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (5) The ADST bit remains 1 (starting A/D conversion) during A/D conversion, and is automatically cleared to 0 when A/D conversion of all the selected channels is completed. Then the 12-bit A/D converter enters a wait state.




Figure 38.15 Example of Operation in Single Scan Mode (Basic Operation: AN000, AN003 Selected + Self-Diagnosis)

38.3.4.5 Channel Selection and Self-Diagnosis (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Disabled)

When channels and self-diagnosis are selected and a channel-dedicated sample-and-hold circuit is used, sample-and-hold operations are performed first, and A/D conversion is performed once for the reference voltage supplied to the 12-bit A/D converter as below. After that, A/D conversion is performed only once on the analog input of the selected channels. The self-diagnosis cannot be used with the temperature sensor output or with the internal reference voltage.

- (1) Analog input sampling of all channels for which the channel-dedicated sample-and-hold circuits are to be used is started when the ADCSR.ADST bit is set to 1 (starting A/D conversion) by software, or synchronous or asynchronous trigger input.
- (2) A/D conversion for self-diagnosis is started after completion of sampling and holding.
- (3) When A/D conversion for self-diagnosis is completed, A/D conversion result is stored into the A/D self-diagnosis data register (ADRD), A/D conversion is performed for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register. To use the channel-dedicated sample-and-hold circuit, set the corresponding channel in any of the ADSCS0, ADSCS1, or ADSCS2 register.
- (4) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (5) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (6) The ADCSR.ADST bit remains 1 (starting A/D conversion) during A/D conversion, and is automatically cleared to 0 when A/D conversion of all the selected channels is completed. Then the 12-bit A/D converter enters a wait state.




Figure 38.16 Example of Operation in Single Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used: AN000, AN002 Selected + Self-Diagnosis, with Constant Sampling Disabled)

38.3.4.6 Channel Selection and Self-Diagnosis (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Enabled)

When self-diagnosis is selected with channels and a channel-dedicated sample-and-hold circuit is used with constant sampling enabled, sample-and-hold operations are performed first, and A/D conversion is performed on the reference voltage supplied to the 12-bit A/D converter as described below. After that, A/D conversion is performed only once on the analog input of the selected channels. The self-diagnosis cannot be used with the temperature sensor output or with the internal reference voltage.

- (1) When the ADSHMSR.SHMD bit is set to 1, the sample-and-hold circuit selected in the ADSHCR.SHANS[2:0] bits starts constant sampling.
- (2) Analog input sampling of all channels for which the channel-dedicated sample-and-hold circuits are to be used is started when the ADCSR.ADST bit is set to 1 (starting A/D conversion) by software, or synchronous or asynchronous trigger input. After setting the ADSHMSR.SHMD bit to 1 and 750 ns minimum are elapsed, set the ADCSR.ADST bit to 1.
- (3) When the stabilizing time for the sample-and-hold circuit is elapsed, A/D conversion by self-diagnosis is started.
- (4) When A/D conversion for self-diagnosis is completed, A/D conversion result is stored into the A/D self-diagnosis data register (ADRD), A/D conversion is performed for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register. To use the channel-dedicated sample-and-hold circuit, set the corresponding channel in any of the ADSCS0, ADSCS1, or ADSCS2 register.
- (5) Each time A/D conversion of a single channel is completed, the A/D-converted value is stored in the corresponding A/D data register (ADDRy), the sample-and-hold circuit resumes constant sampling.
- (6) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (7) The ADCSR.ADST bit remains 1 (starting A/D conversion) during A/D conversion, and is automatically cleared to 0 when A/D conversion of all the selected channels is completed. Then the 12-bit A/D converter enters a wait state. When a single scan is performed in sequence, set the time of constant sampling of the sample-and-hold circuit to 400 ns or longer (when allowable impedance of the source of the enabling signal is 1 k Ω).
- (8) When the ADSHMSR.SHMD bit is cleared to 0, the sample-and-hold circuit stops.




Figure 38.17 Example of Operation in Single Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used; AN000, AN002 Selected + Self-Diagnosis, with Constant Sampling Enabled)

38.3.4.7 A/D Conversion with Temperature Sensor Output/Internal Reference Voltage Selected

When temperature sensor output or internal reference voltage is selected with channels, A/D conversion is performed only once for the temperature sensor output or for internal reference voltage as described below.

When the temperature sensor output and internal reference voltage are both selected, A/D conversion is performed for the temperature sensor output first and then for internal reference voltage.

Selecting the temperature sensor output and internal reference voltage simultaneously for analog input is prohibited.

- (1) When the ADCSR.ADST bit becomes 1 (starting A/D conversion) by software, or synchronous or asynchronous trigger input, auto-discharging and A/D conversion is performed in this order for the temperature sensor output.
- (2) When A/D conversion of the temperature sensor output is completed, the A/D-converted value is stored in the corresponding A/D temperature sensor data register (ADTSDR), and then, auto-discharging and A/D conversion is performed in this order for the internal reference voltage.
- (3) After completion of A/D conversion of the internal reference voltage, the A/D-converted value is stored in the corresponding A/D internal reference voltage data register (ADOCDR), a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (4) The ADCSR.ADST bit remains 1 (starting A/D conversion) during A/D conversion, and is automatically cleared to 0 when A/D conversion of all the selected channels is completed. Then the 12-bit A/D converter enters a wait state.




Figure 38.18 Example of Operation in Single Scan Mode (Basic Operation: Temperature Sensor Output and Internal Reference Voltage Selected)

38.3.4.8 A/D Conversion in Double Trigger Mode

In single scan mode with double trigger mode, single scan operation started by synchronous trigger is performed twice as below.

Deselect self-diagnosis and set the temperature sensor A/D conversion select bit (ADEXICR.TSSA, ADEXICR.TSSB, ADGCEXCR.TSSC) and internal reference voltage A/D conversion select bit (ADEXICR.OCSA, ADEXICR.OCSB, ADGCEXCR.OCSC) to 0.

Duplication of A/D conversion data is enabled by setting the channel numbers to be duplicated to the ADCSR.DBLANS[4:0] bits and setting the ADCSR.DBLE bit to 1. When the ADCSR.DBLE bit is set to 1, channel selection using the ADANSA0 and ADANSA1 registers is invalid. In double trigger mode, synchronous triggers should be selected using the ADSTRGR.TRSA[5:0] bits, the ADCSR.EXTRG bit should be set to 0, and the ADCSR.TRGE bit should be set to 1. Software trigger should not be used.

- (1) When the ADCSR.ADST bit becomes 1 (starting A/D conversion) by synchronous trigger input, A/D conversion is started on the single channel selected by the ADCSR.DBLANS[4:0] bits.
- (2) When A/D conversion is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (3) The ADCSR.ADST bit is automatically cleared to 0 and the 12-bit A/D converter enters a wait state. Here, a scan end interrupt request is not generated irrespective of the ADCSR.ADIE bit setting (scan end interrupt is enabled).
- (4) When the ADCSR.ADST bit is set to 1 (starting A/D conversion) by the second trigger input, A/D conversion is started on the single channel selected by the ADCSR.DBLANS[4:0] bits.
- (5) When A/D conversion is completed, the A/D conversion result is stored into the A/D data duplication register (ADDBLDR).
- (6) A scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (7) The ADCSR.ADST bit remains 1 (starting A/D conversion) during A/D conversion, and is automatically cleared to 0 when A/D conversion is completed. Then the 12-bit A/D converter enters a wait state.




Figure 38.19 Example of Operation in Single Scan Mode (Double Trigger Mode Selected; AN003 Duplicated)

38.3.4.9 A/D Conversion in Extended Double Trigger Mode

When selecting the double-trigger mode in single-scanning mode, with TRG4AN or TRG4BN, TRG7AN or TRG7BN, TRGA0N or TRG0N, TRGA9N or TRG9N, TRGA0N or TRGA9N, TRG0N or TRG9N, or ELCTRG00N or ELCTRG01N/ELCTRG10N or ELCTRG11N/ELCTRG20N or ELCTRG21N selected in the TRSA[5:0] bits of the A/D conversion start trigger select register (ADSTRGR), proceed with single scanning mode twice as follows.

Deselect self-diagnosis and set the temperature sensor A/D conversion select bit (ADEXICR.TSSA, ADEXICR.TSSB, ADGCEXCR.TSSC) and internal reference voltage A/D conversion select bit (ADEXICR.OCSA, ADEXICR.OCSB, ADGCEXCR.OCSC) to 0.

Duplication of A/D conversion data is enabled by setting the channel numbers to be duplicated to the ADCSR.DBLANS[4:0] bits and setting the ADCSR.DBLE bit to 1. When the ADCSR.DBLE bit is set to 1, channel selection using the ADANSA0 and ADANSA1 registers is invalid. In extended double trigger mode, the ADCSR.EXTRG bit should be set to 0, and the ADCSR.TRGE bit should be set to 1. Software trigger should not be used.

- (1) When the ADCSR.ADST bit is set to 1 (starting A/D conversion) by TRG4AN input, A/D conversion is started on the single channel selected by the ADCSR.DBLANS[4:0] bits.
- (2) When A/D conversion is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy) and A/D data duplication register A (ADDBLDRA).
- (3) The ADCSR.ADST bit is automatically cleared to 0 and the 12-bit A/D converter enters a wait state. Here, a scan end interrupt request is not generated irrespective of the ADCSR.ADIE bit setting (scan end interrupt is enabled).
- (4) When the ADCSR.ADST bit is set to 1 (starting A/D conversion) by TRG4BN input, A/D conversion is started on the single channel selected by the ADCSR.DBLANS[4:0] bits.
- (5) When A/D conversion is completed, the A/D conversion result is stored into A/D data duplication register (ADDBLDR) and A/D data duplication register B (ADDBLDRB).
- (6) A scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (7) The ADCSR.ADST bit remains 1 (starting A/D conversion) during A/D conversion, and is automatically cleared to 0 when A/D conversion is completed. Then the 12-bit A/D converter enters a wait state.




Figure 38.20 Example of Extended Operation in Double Trigger Mode (1)
(Duplication Selected for AN003, TRG4AN or TRG4BN Selected, First Trigger is TRG4AN)

38.3.5 Continuous Scan Mode

38.3.5.1 Basic Operation (Without Channel-Dedicated Sample and-Hold Circuits)

In basic operation of continuous scan mode, A/D conversion is performed repeatedly on the analog input of the specified channels as below.

In continuous scan mode, specify A/D conversion select bits for the temperature sensor and for the internal reference voltage to deselect respectively.

- (1) When the ADCSR.ADST bit is set to 1 (starting A/D conversion) by software, or synchronous or asynchronous trigger input, A/D conversion is performed for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register. (Specified conversion order in Figure 38.21: AN000 → AN001 → AN002)
- (2) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (3) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
The 12-bit A/D converter sequentially starts A/D conversion for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register.
- (4) The ADCSR.ADST bit is not automatically cleared and steps (2) and (3) are repeated as long as the bit remains 1 (starting A/D conversion). When the ADCSR.ADST bit is set to 0 (stopping A/D conversion), A/D conversion stops and the 12-bit A/D converter enters a wait state.
- (5) When the ADCSR.ADST bit is later set to 1 (starting A/D conversion), A/D conversion starts again for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register.




Figure 38.21 Example of Operation in Continuous Scan Mode (Basic Operation: AN000 to AN002 Selected)

38.3.5.2 Basic Operation (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Disabled)

When a channel-dedicated sample-and-hold circuit is used, sample-and-hold operations are performed first and A/D conversion is repeated for analog input of all selected channels as described below. The ADSHCR.SHANS[2:0] bits are used to select the channels for which the channel-dedicated sample-and-hold circuits are to be used.

In continuous scan mode, specify A/D conversion select bits for the temperature sensor and for the internal reference voltage to deselect respectively.

- (1) Analog input sampling of all channels for which the channel-dedicated sample-and-hold circuits are to be used is started when the ADCSR.ADST bit is set to 1 (starting A/D conversion) by software, synchronous trigger input, or asynchronous trigger input.
- (2) After sample-and-hold operation, A/D conversion is performed for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register. To use the channel-dedicated sample-and-hold circuit, set the corresponding channel in any of the ADSCS0, ADSCS1, or ADSCS2 register.
- (3) Each time A/D conversion of a single channel is completed, the result of A/D conversion is stored in the corresponding A/D data register (ADDRy).
- (4) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled). At the same time, analog input sampling is started for all the channels for which the channel-dedicated sample-and-hold circuits are to be used.
- (5) The ADCSR.ADST bit is not automatically cleared and steps (2) to (4) are repeated as long as the bit remains 1. When the ADCSR.ADST bit is set to 0 (stopping A/D conversion), A/D conversion stops and the 12-bit A/D converter enters a wait state.
- (6) When the ADCSR.ADST bit is then set to 1 (starting A/D conversion), analog input sampling is started again for all the channels for which the channel-dedicated sample-and-hold circuits are to be used.




Figure 38.22 Example of Operation in Continuous Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used, AN000/AN001 Selected, with Constant Sampling Disabled)

38.3.5.3 Basic Operation (with Channel Sample-and-Hold Circuits, with Constant Sampling Enabled)

When constant sampling is enabled and a channel sample-and-hold circuit is used, sample-and-hold operations are performed first and A/D conversion is repeated for analog input of all selected channels as described below.

The ADSHCR.SHANS[2:0] bits are used to select the channels for which the channel-dedicated sample-and-hold circuits are to be used.

In continuous scan mode, specify A/D conversion select bits for the temperature sensor and for the internal reference voltage to deselect respectively.

- (1) When the ADSHMSR.SHMD bit is set to 1, the sample-and-hold circuit selected in the ADSHCR.SHANS[2:0] bits starts constant sampling.
- (2) Analog input sampling of all channels for which the channel-dedicated sample-and-hold circuits are to be used is started when the ADCSR.ADST bit is set to 1 (starting A/D conversion) by software, or synchronous or asynchronous trigger input. After setting the ADSHMSR.SHMD bit to 1 and 750 ns minimum are elapsed, set the ADCSR.ADST bit to 1.
- (3) When the stabilizing time for the sample-and-hold circuit is elapsed, A/D conversion is performed for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register. To use the channel-dedicated sample-and-hold circuit, set the corresponding channel in any of the ADSCS0, ADSCS1, or ADSCS2 register.
- (4) Each time A/D conversion of a single channels is completed, the A/D-converted value is stored in the corresponding A/D data register (ADDRy), the sample-and-hold circuit resumes constant sampling.
- (5) After completion of A/D conversion of all selected channels, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled). In addition, all channels that use channel sample-and-hold circuit start holding of analog inputs.
- (6) The ADCSR.ADST bit is not automatically cleared and steps (3) to (5) are repeated as long as the bit remains 1. When the ADCSR.ADST bit is set to 0 (stopping A/D conversion), A/D conversion is stopped and the 12-bit A/D converter enters into a wait state.
- (7) When the ADSHMSR.SHMD bit is cleared to 0, the sample-and-hold circuit stops.
- (8) After that, when the ADSHMSR.SHMD bit is set to 1, the sample-and-hold circuit selected in the ADSHCR.SHANS[2:0] bits starts constant sampling.
- (9) When the ADCSR.ADST bit is set to 1 (starting A/D conversion), all channels that uses sample-and-hold circuit starts holding analog inputs.

Note: If only a channel with a channel-dedicated sample-and-hold circuit is selected and continuous scanning is performed, securing a period for normal sampling will not be possible in the second and subsequent rounds of continuous scanning. To proceed with scanning continuously while the sample-and-hold circuit is enabled, select at least one channel from AN003 to AN007 and set the period for constant sampling of the sample-and-hold circuit to at least 400 ns.




Figure 38.23 Example of Operation in Continuous Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used: AN000, AN001, and AN003 Selected, with Constant Sampling Enabled)

38.3.5.4 Channel Selection and Self-Diagnosis (Without Channel-Dedicated Sample-and-Hold Circuits)

When channels and self-diagnosis are selected at the same time, A/D conversion is first performed for the reference voltage supplied to the 12-bit A/D converter, and then A/D conversion is performed on the analog input of the selected channels, which sequence is repeated as below.

- (1) When the ADCSR.ADST bit is set to 1 (starting A/D conversion) by software, or synchronous or asynchronous trigger input, A/D conversion for self-diagnosis is started first.
- (2) When A/D conversion for self-diagnosis is completed, A/D conversion result is stored into the A/D self-diagnosis data register (ADRD), A/D conversion is performed for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register.
- (3) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (4) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled). At the same time, the 12-bit A/D converter starts A/D conversion for self-diagnosis, and, upon its completion, starts A/D conversion on analog channels selected by the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register.
- (5) The ADCSR.ADST bit is not automatically cleared and steps (2) to (4) are repeated as long as the bit remains 1. When the ADST bit is set to 0 (stopping A/D conversion), A/D conversion stops and the 12-bit A/D converter enters a wait state.
- (6) When the ADCSR.ADST bit is later becomes 1 (starting A/D conversion), the A/D conversion for self-diagnosis is started again.




Figure 38.24 Example of Operation in Continuous Scan Mode (Basic Operation; AN001 and AN002 Selected + Self-Diagnosis)

38.3.5.5 Channel Selection and Self-Diagnosis (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Disabled)

When channels and self-diagnosis are selected and a channel-dedicated sample-and-hold circuit is used, sample-and-hold operations are performed first, and A/D conversion is performed for the reference voltage supplied to the 12-bit A/D converter as below. After that, A/D conversion is performed repeatedly on the analog input of the selected channels. In continuous scan mode, specify A/D conversion select bits for the temperature sensor and for the internal reference voltage to deselect respectively.

- (1) Analog input sampling of all channels for which the channel-dedicated sample-and-hold circuits are to be used is started when the ADCSR.ADST bit is set to 1 (starting A/D conversion) by software, or synchronous or asynchronous trigger input.
- (2) A/D conversion for self-diagnosis is started after completion of sampling and holding.
- (3) When A/D conversion for self-diagnosis is completed, A/D conversion result is stored into the A/D self-diagnosis data register (ADRD), A/D conversion is performed for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register. To use the channel-dedicated sample-and-hold circuit, set the corresponding channel in any of the ADSCS0, ADSCS1, or ADSCS2 register.
- (4) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (5) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled). At the same time, analog input sampling is started for all the channels for which the channel-dedicated sample-and-hold circuits are to be used.
- (6) The ADCSR.ADST bit is not automatically cleared and steps (2) to (5) are repeated as long as the ADCSR.ADST bit as long as the bit remains 1. When the ADCSR.ADST bit is set to 0 (stopping A/D conversion), A/D conversion stops and the 12-bit A/D converter enters a wait state.
- (7) When the ADCSR.ADST bit is later becomes 1 (starting A/D conversion), the A/D conversion for self-diagnosis is started again.




Figure 38.25 Example of Operation in Continuous Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used: AN000 and AN001 Selected + Self-Diagnosis)

38.3.5.6 Channel Selection and Self-Diagnosis (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Enabled)

When self-diagnosis is selected with channels and a channel-dedicated sample-and-hold circuit is used with constant sampling enabled, sample-and-hold operations are performed first and A/D conversion is performed for the reference voltage to be supplied to the 12-bit A/D converter as described below. After that, A/D conversion is performed repeatedly on the analog input of the selected channels.

- (1) When the ADSHMSR.SHMD bit is set to 1, the sample-and-hold circuit selected in the ADSHCR.SHANS[2:0] bits starts constant sampling.
- (2) Analog input sampling of all channels for which the channel-dedicated sample-and-hold circuits are to be used is started when the ADCSR.ADST bit is set to 1 (starting A/D conversion) by software, or synchronous or asynchronous trigger input. After setting the ADSHMSR.SHMD bit to 1 and 750 ns minimum are elapsed, set the ADCSR.ADST bit to 1.
- (3) When the stabilizing time for the sample-and-hold circuit is elapsed, A/D conversion by self-diagnosis is started.
- (4) When A/D conversion for self-diagnosis is completed, A/D conversion result is stored into the A/D self-diagnosis data register (ADDRD), A/D conversion is performed for the analog channels selected in the ADANSA0 and ADANSA1 registers, according to the order of conversion specified in the ADSCSn register. To use the channel-dedicated sample-and-hold circuit, set the corresponding channel in any of the ADSCS0, ADSCS1, or ADSCS2 register.
- (5) Each time A/D conversion of a single channels is completed, the A/D-converted value is stored in the corresponding A/D data register (ADDRy), the sample-and-hold circuit resumes constant sampling.
- (6) After completion of A/D conversion of all selected channels, if the ADCSR.ADIE bit is set to 1 (scan end interrupt is enabled), a scan end interrupt request is generated. In addition, all channels that use channel sample-and-hold circuit start holding of analog inputs.
- (7) The ADCSR.ADST bit is not automatically cleared and steps (3) to (6) are repeated as long as the bit remains 1. When the ADCSR.ADST bit is set to 0 (stopping A/D conversion), A/D conversion is stopped and the 12-bit A/D converter enters into a wait state.
- (8) When the ADSHMSR.SHMD bit is cleared to 0, the sample-and-hold circuit stops.
- (9) After that, when the ADSHMSR.SHMD bit is set to 1, the sample-and-hold circuit selected in the ADSHCR.SHANS[2:0] bits starts constant sampling.
- (10) When the ADCSR.ADST bit is set to 1 (starting A/D conversion), all channels that uses sample-and-hold circuit starts holding analog inputs.

Note: If only a channel with a channel-dedicated sample-and-hold circuit is selected and continuous scanning is performed, securing a period for normal sampling will not be possible in the second and subsequent rounds of continuous scanning. To proceed with scanning continuously while the sample-and-hold circuit is enabled, select at least one channel from AN003 to AN007 and set the period for constant sampling of the sample-and-hold circuit to at least 400 ns.




Figure 38.26 Example of Operation in Continuous Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used: AN000, AN001, and AN003 Selected + Self-Diagnosis, with Constant Sampling Enabled)

38.3.6 Group Scan Mode

38.3.6.1 Basic Operation

Either two (groups A and B) or three (groups A, B, and C) can be selected as the number of the groups to be used in group scan mode.

In basic operation of group scan mode, A/D conversion is performed once on the analog inputs of all the specified channels in groups A and B, or groups A, B, and C after scan is started by a synchronous trigger as below. Scan operation of each group is similar to the scan operation in single scan mode.

The synchronous triggers of groups A, B, and C can be selected using the TRSA[5:0] and TRSB[5:0] bits in ADSTRGR register, and ADGCTRGR.TRSC[5:0] bits, respectively. Different triggers should be used for each group A, B, and C so that scanning of groups A, B, and C does not occur simultaneously. Software trigger should not be used.


The channels to be scanned are selected using registers ADANSA0 and ADANSA1 and bits TSSA and OCSA in register ADEXICR for group A, registers ADANSB0 and ADANSB1 and bits TSSB and OCSB in register ADEXICR for group B, and registers ADANSC0 and ADANSC1 and bits TSSC and OCSC in register ADGCXCR for group C.

When the temperature sensor output is to be scanned, set only one from among the TSSA, TSSB, and TSSC bits to 1. In the same way, when the internal reference voltage is to be scanned, set only one from among the OCSA, OCSB, and OCSC bits to 1. Discharging for a period of 15 ADCLK is performed for all the conversion channels in a scan group where the temperature sensor output or the internal reference voltage is set.

When self-diagnosis is selected in group scan mode, self-diagnosis is separately executed for groups A and B, or groups A, B, and C.

The following describes operation in group scan mode using a trigger from the MTU. The TRG4AN, TRG4BN, and TRG4ABN triggers from the MTU are assumed to be used to start conversion of groups A, B and C, respectively.

- (1) Scanning of group A is started by the TRG4AN trigger from the MTU.
- (2) When group A scanning is completed, a scan end interrupt is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (3) Scanning of group B is started by the TRG4BN trigger from the MTU.
- (4) When group B scanning is completed, a group B scan end interrupt is generated if the ADCSR.GBADIE bit is 1 (group B scan end interrupt is enabled).
- (5) Scanning of group C is started by the TRG4ABN trigger from the MTU.
- (6) When group C scanning is completed, a group C scan end interrupt is generated if the ADGCTRGR.GCADIE bit is 1 (group C scan end interrupt is enabled).



**Figure 38.27 Example of Operation in Group Scan Mode
(Basic Operation: Synchronous Triggers from MTU Used)**

The following describes operation using the temperature sensor output or the internal reference voltage (in group scan mode and not in group priority operation).

The operation is based on a setting: channel 0 to be A/D-converted for group A, the temperature sensor output and internal reference voltage to be A/D-converted for group B, and channel 1 to be A/D-converted for group C.

- (1) When input of the group A trigger signal sets the ADCSR.ADST bit to 1 (starting A/D conversion), scan for group A starts.
- (2) Start A/D conversion for channel 0, and on its completion, the A/D-converted value is stored in the corresponding A/D data register (ADDR0).
- (3) A scan end interrupt is generated if the ADCSR.ADIE bit is set to 1 (scan end interrupt is enabled).
- (4) The ADCSR.ADST bit is automatically cleared to 0 when scan for group A is completed, and the 12-bit A/D converter enters a wait state.
- (5) When input of the group B trigger signal sets the ADCSR.ADST bit to 1 (starting A/D conversion), scan for group B starts.
- (6) Before A/D-converting the temperature sensor output, 15 ADCLK is inserted as a discharging period. After a completion of the discharging period, A/D conversion for the temperature sensor output starts, and the A/D-converted value is stored in the corresponding A/D data register (ADTSDR) upon completion of A/D conversion. Next, before A/D-converting the internal reference voltage, 15 ADCLK is inserted as a discharging period. After a completion of the discharging period, A/D conversion for the internal reference voltage starts, and the A/D-converted value is stored in the corresponding A/D data register (ADOCDR) upon completion of A/D conversion.
- (7) Group B scan end interrupt is output if the ADCSR.GBADIE bit is set to 1 (group B scan end interrupt is enabled).
- (8) The ADCSR.ADST bit is automatically cleared to 0 when scan for group B is completed, and the 12-bit A/D converter enters a wait state.

- (9) When input of the group C trigger signal sets the ADCSR.ADST bit to 1 (starting A/D conversion), scan for group C starts.
- (10) Start A/D conversion for channel 1, and on its completion, the A/D-converted value is stored in the corresponding A/D data register (ADDR1).
- (11) Group C scan end interrupt is output if the ADGCTRGR.GCADIE bit is set to 1 (group C scan end interrupt is enabled).
- (12) The ADCSR.ADST bit is automatically cleared to 0 when scan for group C is completed, and the 12-bit A/D converter enters a wait state.




Figure 38.28 Operation When Using the Temperature Sensor Output and the Internal Reference Voltage (in Group Scan Mode and Not in Group Priority Operation)

38.3.6.2 A/D Conversion in Double Trigger Mode

When double trigger mode is selected in group scan mode, two rounds of single scan operation started by a synchronous trigger are performed as a sequence for group A. For groups B and C, single scan operation started by a synchronous trigger is performed once.

In group scan mode, the synchronous triggers of groups A, B, and C can be selected using the TRSA[5:0] and TRSB[5:0] bits in ADSTRGR register, and ADGCTRGR.TRSC[5:0] bits, respectively. Different triggers should be used for each group A, B, and C so that scanning of groups A, B, and C does not occur simultaneously. Software trigger and asynchronous trigger should not be used. When TRG4AN or TRG4BN, TRG7AN or TRG7BN, TRGA0N or TRG0N, TRGA9N or TRG9N, TRGA0N or TRGA9N, TRG0N or TRG9N, or ELCTRG00N or ELCTRG01N/ELCTRG10N or ELCTRG11N/ELCTRG20N or ELCTRG21N is selected as the synchronous trigger of group A by the ADSTRGR.TRSA[5:0] bits, operation is performed in extended double trigger mode.

The channels to be scanned are selected using bits ADCSR.DBLANS[4:0] for group A, registers ADANSB0 and ADANSB1 for group B, and registers ADANSC0 and ADANSC1 for group C.

When double trigger mode is selected in group scan mode, the temperature sensor A/D conversion select bit (ADEXICR.TSSA) and internal reference voltage A/D conversion select bit (ADEXICR.OCSA) are set to 0 (not selected).

When double trigger mode is selected in group scan mode, self-diagnosis cannot be selected.

Duplication of A/D conversion data is enabled by setting the channel numbers to be duplicated to the ADCSR.DBLANS[4:0] bits and setting the ADCSR.DBLE bit to 1.

The following describes operation in group scan mode with double trigger mode using a synchronous trigger from the MTU. The TRG4ABN, TRGA0N, and TRGA1N triggers from the MTU are assumed to be used to start conversion of groups A, B, and C, respectively.

- (1) Scanning of group C is started by the TRGA1N trigger from the MTU.
- (2) When group C scanning is completed, a group C scan interrupt is generated if the ADGCTRGR.GCADIE bit is 1 (group C scan end interrupt is enabled).
- (3) Scanning of group B is started by the TRGA0N trigger from the MTU.
- (4) When group B scanning is completed, a group B scan end interrupt is generated if the ADCSR.GBADIE bit is 1 (group B scan end interrupt is enabled).
- (5) The first scanning of group A is started by the first TRG4ABN trigger from the MTU.
- (6) When the first scanning of group A is completed, the conversion result is stored into the corresponding A/D data register (ADDRy); a scan end interrupt request is not generated irrespective of the ADCSR.ADIE bit setting.
- (7) The second scanning of group A is started by the second TRG4ABN trigger from the MTU.
- (8) When the second scanning of group A is completed, the conversion result is stored into the ADDBLDR register a scan end interrupt is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (9) The second scanning of group B is started by the second TRGA0N trigger from the MTU.
- (10) When the second scanning of group B is completed, a group B scan end interrupt is generated if the ADCSR.GBADIE bit is 1 (group B scan end interrupt is enabled).
- (11) The second scanning of group C is started by the second TRGA1N trigger from the MTU.
- (12) When the second scanning of group C is completed, a group C scan end interrupt is generated if the ADGCTRGR.GCADIE bit is 1 (group C scan end interrupt is enabled).




Figure 38.29 Example of Operation in Group Scan Mode with Double Trigger Mode (Basic Operation: Synchronous Triggers from MTU Used)

38.3.6.3 Operation under Group Priority Control

Setting the ADGSPCR.PGS bit to 1 in group scan mode makes operation proceed under group priority control. The group priority order is group A > group B > group C. Either two (groups A and B) or three (groups A, B, and C) can be selected as the number of the groups to be used in group scan mode. When setting the ADGSPCR.PGS bit to 1, follow the procedure described in Figure 38.30. If the procedure is not followed, proper scanning operation and data storage are not guaranteed.

In basic operation of group scan mode, if group A, B, or C is scanning, all other trigger inputs are ignored. Under group priority control, if a priority group trigger is input during A/D conversion for the low-priority group, A/D conversion for the low-priority group is interrupted and A/D conversion for the priority group proceeds.

If the ADGSPCR.GBRSCN bit is 0, the converter enters a wait state for the low-priority group on completion of the A/D conversion for the priority group.

The trigger input for the low-priority group during scanning is ignored.

If the ADGSPCR.GBRSCN bit is 1, the converter automatically restarts scanning for the low-priority group from the head of the group after A/D conversion for the priority group.

Also, the trigger input for the low-priority group generated during scanning for the priority group is enabled, and the converter automatically restarts scanning for the low-priority group after scanning for the priority group.

When the ADGSPCR.LGRRS bit is 0 while the ADGSPCR.GBRSCN bit is 1, the converter restarts scanning for the low-priority group from the head of the group. When the ADGSPCR.LGRRS bit is 1, the converter restarts scanning for the low-priority group from the channel on which scanning is interrupted.

However, when self-diagnosis is used, the converter restarts scanning from the channel on which scanning is interrupted after self-diagnosis is completed.

Table 38.22 summarizes operations in response to the input of a trigger during scanning with the settings of the ADGSPCR.GBRSCN bit.

When the ADGSPCR.GBRP bit is set to 1, scanning operations for the group of the lowest priority are continuously performed in single scan mode.

For the trigger settings in group scan mode, select a synchronous trigger for group A using the ADSTRGR.TRSA[5:0] bits, select a synchronous trigger different from that of group A for group B using the ADSTRGR.TRSB[5:0] bits, and select a synchronous trigger different from those of groups A and B for group C using the ADGCTRGR.TRSC[5:0] bits. Set the ADSTRGR.TRSB[5:0] bits to 3Fh when setting group scan mode for two groups (the ADGCTRGR.GRCE bit to 0) and setting the ADGSPCR.GBRP bit to 1.

Set the ADGCTRGR.TRSC[5:0] bits to 3Fh when setting group scan mode for three groups (the ADGCTRGR.GRCE bit to 1) and setting the ADGSPCR.GBRP bit to 1.

Furthermore, as targets for scanning, select channels for group A by using the ADANSA0 and ADANSA1 registers, and the ADEXICR.TSSA and ADEXICR.OCSA bits; select the group B channels by using the ADANSB0 and ADANSB1 registers, and the ADEXICR.TSSB and ADEXICR.OCSB bits; and select the group C by using the ADANSC0 and ADANSC1 registers, and the ADGCEXCR.TSSC and ADGCEXCR.OCSB bits respectively.




Figure 38.30 Flow of Setting the ADGSPCR.PGS Bit

Table 38.22 Control of Scanning Operations According to the Settings of the ADGSPCR.GBRSCN Bit

Scanning Operation	Trigger Input	ADGSPCR.GBRSCN = 0	ADGSPCR.GBRSCN = 1
When A/D conversion for group A is in progress	Input of trigger for group A	Trigger input is ineffective.	Trigger input is ineffective.
	Input of trigger for group B	Trigger input is ineffective.	A/D conversion is performed on group B after A/D conversion on group A is completed.
	Input of trigger for group C	Trigger input is ineffective.	A/D conversion is performed on group C after A/D conversion on group A is completed.
When A/D conversion for group B is in progress	Input of trigger for group A	A/D conversion in progress for group B interrupted and conversion for group A starts.	<ul style="list-style-type: none"> A/D conversion in progress for group B is interrupted and conversion for group A starts. A/D conversion for group B starts after conversion for group A is completed.
	Input of trigger for group B	Trigger input is ineffective.	Trigger input is ineffective.
	Input of trigger for group C	Trigger input is ineffective.	A/D conversion is performed on group C after A/D conversion on group B is completed.
When A/D conversion for group C is in progress	Input of trigger for group A	A/D conversion in progress for group C interrupted and conversion for group A starts.	<ul style="list-style-type: none"> A/D conversion in progress for group C is interrupted and conversion for group A starts. A/D conversion for group C starts after conversion for group A is completed.
	Input of trigger for group B	A/D conversion in progress for group C is interrupted and conversion for group B starts.	<ul style="list-style-type: none"> A/D conversion in progress for group C is interrupted and conversion for group B starts. A/D conversion for group C starts after conversion for group B is completed.
	Input of trigger for group C	Trigger input is ineffective.	Trigger input is ineffective.

When using group priority operation mode, refer to the following tables to select the desirable operating mode and set the registers.

Table 38.23 Group Priority Operation Setting and Operating Mode for Two Groups (ADGSPCR.PGS = 1, ADGCTRGR.GRCE = 0)

ADGSPCR			Operation
GBRSCN	LGRRS	GBRP	
0	x	0	Group priority operation for two groups (groups A and B) <ul style="list-style-type: none"> When a group A trigger is input, group B scan is completed (not restarted)
1	0	0	Group priority operation for two groups (groups A and B) <ul style="list-style-type: none"> After a scan for group B is interrupted, upon completion of a scan for group A, a scan for group B starts again from the beginning according to the order specified in the ADANSB0 register.
1	1	0	Group priority operation for two groups (groups A and B) <ul style="list-style-type: none"> After group B scan is interrupted, group B scan is restarted from the channel on which scan was interrupted*1, among the channels selected with the ADANSB0 register after group A scan is completed.
x	0	1	Group priority operation for two groups (groups A and B) <ul style="list-style-type: none"> Single scan for group B is started continuously without start trigger input. After group B scan is interrupted, single scan is restarted from the head of the channel selected with the ADANSB0 register after scan for group A is completed.
1	1	1	Group priority operation for two groups (groups A and B) <ul style="list-style-type: none"> Single scan for group B is started continuously without start trigger input. After group B scan was interrupted, single scan is restarted from the channel on which scan was interrupted*1, among the channels selected with the ADANSB0 register after group A scan is completed.

x = Don't care

Note 1. When self-diagnosis is used (ADCER.DIAGM = 1), A/D conversion of the interrupted channel is started after self-diagnosis.

**Table 38.24 Group Priority Operation Setting and Operating Mode for Three Groups
(ADGSPCR.PGS = 1, ADGCTRGR.GRCE = 1)**

ADGSPCR			Operation
GBRSCN	LGRRS	GBRP	
0	x	0	Group priority operation for three groups (groups A, B, and C) <ul style="list-style-type: none"> • When a group A trigger is input, group B scan is completed (not restarted) • When a trigger for group A or B is input, group C scan is completed (not restarted).
0	x	1	Group priority operation for three groups (groups A, B, and C) <ul style="list-style-type: none"> • When a group A trigger is input, group B scan is completed (not restarted) • Single scan for group C is started continuously without start trigger input. After group C scan is interrupted, scan is restarted from the head of the channel selected with the ADANSC0 and ADANSC1 registers after scan for groups A and B is completed.
1	0	0	Group priority operation for three groups (groups A, B, and C) <ul style="list-style-type: none"> • After group B scan is interrupted, scan is restarted from the head of the channel selected with the ADANSB0 and ADANSB1 registers after group A scan is completed. • After group C scan is interrupted, scan is restarted from the head of the channel selected with the ADANSC0 and ADANSC1 registers after scan for groups A and B is completed.
1	1	0	Group priority operation for three groups (groups A, B, and C) <ul style="list-style-type: none"> • After group B scan is interrupted, scan is restarted from the channel on which scan was interrupted*1, among the channels selected with the ADANSB0 and ADANSB1 registers after scan for group A is completed. • After group C scan is interrupted, scan is restarted from the channel on which scan was interrupted*1, among the channels selected with the ADANSC0 and ADANSC1 registers after scan for groups A and B is completed.
1	0	1	Group priority operation for three groups (groups A, B, and C) <ul style="list-style-type: none"> • After group B scan is interrupted, scan is restarted from the head of the channel selected with the ADANSB0 and ADANSB1 registers after group A scan is completed. • Single scan for group C is started continuously without start trigger input. After group C scan is interrupted, single scan is restarted from the head of the channel selected with the ADANSC0 and ADANSC1 registers after scan for groups A and B is completed.
1	1	1	Group priority operation for three groups (groups A, B, and C) <ul style="list-style-type: none"> • After scanning for group B is interrupted, once scanning for group A completes, scanning is resumed starting from the channel on which scanning was interrupted*1, among those channels selected with the ADANSB0 and ADANSB1 registers. • Single scan for group C is started continuously without start trigger input. After group C scan is interrupted, single scan is restarted from the channel on which scan was interrupted*1, among the channels selected with the ADANSC0 and ADANSC1 registers after scan for groups A and B is completed.

x = Don't care

Note 1. When self-diagnosis is used (ADCER.DIAGM = 1), A/D conversion of the interrupted channel is started after self-diagnosis.

(1) Group Priority Operation for Two Groups (ADGSPCR.PGS = 1, ADGCTRGR.GRCE = 0)

The following examples 1 to 5 show group priority operation in group scan mode (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0) when channel 0 is selected for group A and channels 1 to 3 are selected for group B.

Operation example 1: Input of the group A trigger signal during a group B scan, with the rescan setting

- (1) When input of the group B trigger signal sets the ADCSR.ADST bit to 1 (starting A/D conversion), A/D conversion starts for the analog channels selected in the ADANSB0 and ADANSB1 registers according to the order of conversion specified in the ADSCSn register. (Specified conversion order in Figure 38.29: AN000 → AN001 → AN002 → AN003)
- (2) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy).
- (3) When a group A trigger is input during the group B scanning, the ADCSR.ADST bit retains the value as 1, and the group B scan is interrupted, and the group A scan starts for the analog channels selected in the ADANSA0 and ADANSA1 registers according to the order of conversion specified in the ADSCSn register.
- (4) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy).
- (5) A scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (6) When the ADGSPCR.GBRSCN bit is set to 1 (restarting a group scan which was interrupted due to group priority in scanning), the ADCSR.ADST bit retains the value as 1, and the group B scan for the analog channels selected in the ADANSB0 and ADANSB1 registers according to the order of conversion specified in the ADSCSn register is restarted.
- (7) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy).
- (8) A group B scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (group B scan end interrupt is enabled).
- (9) The ADCSR.ADST bit is automatically cleared to 0 when scan of all selected channels is completed, and the 12-bit A/D converter enters a wait state.




Figure 38.31 Example 1 of Group Priority Operation: Input of Group A Trigger Signal During Group B Scan, with the Rescan Setting (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0)

Operation example 2: Input of the group A trigger signal during a group B rescan, with the rescan setting

Figure 38.32 shows an example when a group A trigger is input during rescan operation on group B.

If a group A trigger is input, scan for group A starts even while rescan operation is in progress. Scan for group B starts after scan for group A is completed.

Operations of the ADCSR.ADST bit, storing to the A/D conversion result in the A/D data register (ADDRy), and interrupt requests are the same as example 1.




Figure 38.32 Example 2 of Group Priority Operation: Input of Group A Trigger Signal During Group B Rescan, with the Rescan Setting (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0)

Operation example 3: Input of the group B trigger signal during a group A scan, with the rescan setting

The following describes an example when a group B trigger is input during scan operation on group A when the ADGSPCR.GBRSCN bit is 1 (scan for the group is restarted after having been interrupted due to group priority operation).

If the ADGSPCR.GBRSCN bit is 0, all group B triggers that are input during scan operation on group A are disabled.

- (1) When input of the group A trigger signal sets the ADCSR.ADST bit to 1 (starting A/D conversion), a group A scan starts for the analog channels selected in the ADANSA0 and ADANSA1 registers according to the order of conversion specified in the ADSCSn register.
- (2) When a group B trigger is input during a group A scanning, a group B becomes ready for a scan.
- (3) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (4) After scan for group A is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (5) After the group A scan ends, the ADCSR.ADST bit retains the value as 1, and the group B scan is started for the analog channels selected in the ADANSB0 and ADANSB1 registers according to the order of conversion specified in the ADSCSn register.
(When a group A trigger is input during the group B scanning, the group A scan is started in the same way as in the example 1, and the group B scan is restarted after the group A scan ends.)
- (6) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (7) After scan for group B is completed, a group B scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (group B scan end interrupt is enabled).
- (8) The ADCSR.ADST bit is automatically cleared to 0 when scan of all selected channels is completed, and the 12-bit A/D converter enters a wait state.




Figure 38.33 Example 3 of Group Priority Operation: Input of Group B Trigger Signal During Group A Scan, with the Rescan Setting (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0)

Operation example 4 shows group priority operation in group scan mode (ADGSPCR.GBRSCN = 0, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0) when channel 0 is selected for group A and channels 1 to 3 are selected for group B.

Operation Example 4 Input of the group A trigger signal during a group B scan, without the rescan setting

- (1) When input of the group B trigger signal sets the ADCSR.ADST bit to 1 (starting A/D conversion), a group B scan starts for the analog channels selected in the ADANSB0 and ADANSB1 registers according to the order of conversion specified in the ADSCSn register.
- (2) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (3) When a group A trigger is input during the group B scanning, the ADCSR.ADST bit retains the value as 1, and the group B scan is interrupted, and the group A scan starts for the analog channels selected in the ADANSA0 and ADANSA1 registers according to the order of conversion specified in the ADSCSn register.
- (4) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (5) After scan for group A is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (6) The ADCSR.ADST bit is automatically cleared to 0 when scan for group A is completed, and the 12-bit A/D converter enters a wait state. Scan for group B is not started until the next group B trigger is input.




Figure 38.34 Example 4 of Group Priority Operation: Input of Group A Trigger Signal During Group B Scan, Without the Rescan Setting (ADGSPCR.GBRSCN = 0, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0)

Operation example 5 shows group priority operation in group scan mode (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 1, ADGSPCR.LGRRS = 0) when channel 0 is selected for group A and channels 1 and 2 are selected for group B. When the ADGCTRGR.GRCE bit is set to 1, single scan mode is continuously operated on group C and scan for group B is started by trigger input.

Operation example 5: Continuous single scan operation on group B

- (1) When the ADGSPCR.GBRP bit is set to 1, the ADCSR.ADST bit is set to 1 (starting A/D conversion), and a group B scan is started for the analog channels selected in the ADANSB0 and ADANSB1 registers according to the order of conversion specified in the ADSCSn register.
- (2) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (3) When a group A trigger is input during the group B scanning, the ADCSR.ADST bit retains the value as 1, and the group B scan is interrupted, and the group A scan starts for the analog channels selected in the ADANSA0 and ADANSA1 registers according to the order of conversion specified in the ADSCSn register.
- (4) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (5) After scan for group A is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (6) When the ADGSPCR.GBRP bit is set to 1 (selecting continuous single scanning), the ADCSR.ADST bit retains the value as 1, and the group B scan for the analog channels selected in the ADANSB0 and ADANSB1 registers according to the order of conversion specified in the ADSCSn register is restarted.
- (7) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (8) A group B scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (group B scan end interrupt is enabled).
- (9) When the ADGSPCR.GBRP bit is set to 1 (selecting continuous single scanning), the ADCSR.ADST bit retains the value as 1, and the group B scan for the analog channels selected in the ADANSB0 and ADANSB1 registers according to the order of conversion specified in the ADSCSn register is restarted.

To continuously operate single scan for group B, disable trigger input for group B.

Steps (6) to (9) are repeated as long as the ADGSPCR.GBRP bit remains 1. Clearing of the ADCSR.ADST bit to 0 is prohibited while the ADGSPCR.GBRP bit is set to 1. To forcibly stop scanning when ADGSPCR.GBRP = 1, follow the procedures for clear operation by software through the ADCSR.ADST bit shown in section 38.6.2, Notes on Stopping A/D Conversion.




Figure 38.35 Example 5 for Group Priority Operation: Continuous Single Scan Operation on Group B (ADGSPCR.GBRP = 1, ADGSPCR.LGRRS = 1, ADGCTRGR.GRCE = 0)

(2) Group Priority Operation for Three Groups (ADGSPCR.PGS = 1, ADGCTRGR.GRCE = 1)

The following examples 1 to 5 show group priority operation in group scan mode (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 1) when channel 0 is selected for group A, channels 1 and 2 are selected for group B, and channels 3 and 4 are selected for group C.

The priority groups mean groups A and B for group C and group A for group B.

Operation example 1: Priority group trigger input during low-priority group scan, with the rescan setting

- (1) When input of the group C trigger signal sets the ADCSR.ADST bit to 1 (starting A/D conversion), the group C scan starts for the analog channels selected in the ADANSC0 and ADANSC1 registers according to the order of conversion specified in the ADSCSn register.
- (2) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (3) When a group B trigger is input during the group C scanning, the ADCSR.ADST bit retains the value as 1, the group C scan is interrupted, and the group B scan starts for the analog channels selected in the ADANSB0 and ADANSB1 registers according to the order of conversion specified in the ADSCSn register. The A/D conversion result is not stored into the corresponding data register (ADDRy) if A/D conversion is not completed when the scan is interrupted.
- (4) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (5) When a group A trigger is input during the group B scanning, the ADCSR.ADST bit retains the value as 1, and the group B scan is interrupted, and the group A scan starts for the analog channels selected in the ADANSA0 and ADANSA1 registers according to the order of conversion specified in the ADSCSn register. The A/D conversion result is not stored into the corresponding data register (ADDRy) if A/D conversion is not completed when the scan is interrupted.
- (6) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (7) A scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (8) When the ADGSPCR.GBRSCN bit is set to 1 (restarting a group scan which was interrupted due to group priority in scanning), the ADCSR.ADST bit retains the value as 1, and the group B scan for the analog channels selected in the ADANSB0 and ADANSB1 registers according to the order of conversion specified in the ADSCSn register is restarted. At this time, the group B scan is restarted from the channel that the A/D conversion was interrupted if the ADGSPCR.LGRRS bit is set to 1.
- (9) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (10) A group B scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (group B scan end interrupt is enabled).
- (11) When the ADGSPCR.GBRSCN bit is set to 1, the ADCSR.ADST bit retains the value as 1, the group C scan for the analog channels selected in the ADANSC0 and ADANSC1 registers according to the order of conversion specified in the ADSCSn register is restarted. At this time, the group C scan is restarted from the channel that the A/D conversion was interrupted if the ADGSPCR.LGRRS bit is set to 1.
- (12) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (13) A group C scan end interrupt is generated if the ADGCTRGR.GCADIE bit is 1 (group C scan end interrupt is enabled).
- (14) The ADCSR.ADST bit is automatically cleared to 0 when scan of all selected channels is completed, and the 12-bit A/D converter enters a wait state.




Figure 38.36 Example 1 of Group Priority Operation: Priority Group Trigger Input During Low-Priority Group Scan, with the Rescan Setting (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 1)

Operation example 2: Priority group trigger input during low-priority group rescan, with the rescan setting

Figure 38.37 shows an example when a group A trigger is input during rescan operation on group B.

If a trigger for the priority groups (groups A and B for group C and group A for group B) is input, scan for the priority group starts even while rescan operation on the low-priority group is in progress. After scan for the priority group is completed, scan for the low-priority group is restarted after having been interrupted.

Operations of the ADCSR.ADST bit, storing to the A/D conversion result in the A/D data register (ADDRy), and interrupt requests are the same as example 1.




Figure 38.37 Example 2 of Group Priority Operation: Priority Group Trigger Input During Low-Priority Group Rescan, with the Rescan Setting (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 1)

Operation example 3: Low-priority group trigger input during priority group scan, with the rescan setting

The following describes an example when a trigger for the low-priority group is input during scan operation on the priority group when the ADGSPCR.GBRSCN bit is 1 (scan for the group is restarted after having been interrupted due to group priority operation). If the ADGSPCR.GBRSCN bit is 0, all triggers for the low-priority group that are input during scan operation on the priority group are disabled.

- (1) When input of the group A trigger signal sets the ADCSR.ADST bit to 1 (starting A/D conversion), a group A scan starts for the analog channels selected in the ADANSA0 and ADANSA1 registers according to the order of conversion specified in the ADSCSn register.
- (2) If a group B trigger is input during scan for group A, scan for group B can be started.
- (3) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (4) After scan for group A is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (5) After the group A scan ends, the ADCSR.ADST bit retains the value as 1, and the group B scan is started for the analog channels selected in the ADANSB0 and ADANSB1 registers according to the order of conversion specified in the ADSCSn register. At this time, the group B scan is restarted from the channel that the A/D conversion was suspended if the ADGSPCR.LGRRS bit is set to 1.
(When a group A trigger is input during the group B scanning, the group A scan is started in the same way as in the example 1, and the group B scan is restarted after the group A scan ends.)
- (6) If a group C trigger is input during scan for group B, scan for group C can be started.
- (7) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (8) After scan for group B is completed, a group B scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (group B scan end interrupt is enabled).
- (9) After scan for group B is completed, scan for the ANx channels of group C selected in the ADANSC0 and ADANSC1 registers, starts from the channel with the smallest number x while the ADCSR.ADST bit remains 1. If the ADGSPCR.LGRRS bit is set to 1 at this time, scan for group C starts from the channel on which A/D conversion was interrupted.
(When a group A or B trigger is input during scan for group C, group A or B scan starts as in example 1, and group C scan starts after group A or B scan is completed.)
- (10) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (11) After scan for group C is completed, a group C scan end interrupt request is generated if the ADGCTRGR.GCADIE bit is 1 (group C scan end interrupt is enabled).
- (12) The ADCSR.ADST bit is automatically cleared to 0 when scan of all selected channels is completed, and the 12-bit A/D converter enters a wait state.




Figure 38.38 Example 3 of Group Priority Operation: Low-Priority Group Trigger Input During Priority Group Scan, with the Rescan Setting (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 1, ADGCTRGR.GRCE = 1)

Operation example 4 shows group priority operation in group scan mode (ADGSPCR.GBRSCN = 0, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0) when channel 0 is selected for group A, channels 1 and 2 are selected for group B, and channels 3 and 4 are selected for group C.

Operation example 4: Priority group trigger input during low-priority group scan, without the rescan setting

- (1) When input of the group C trigger signal sets the ADCSR.ADST bit to 1 (starting A/D conversion), the group C scan starts for the analog channels selected in the ADANSC0 and ADANSC1 registers according to the order of conversion specified in the ADSCSn register.
- (2) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (3) When a group B trigger is input during the group C scanning, the ADCSR.ADST bit retains the value as 1, the group C scan is interrupted, and the group B scan starts for the analog channels selected in the ADANSB0 and ADANSB1 registers according to the order of conversion specified in the ADSCSn register. The A/D conversion result is not stored into the corresponding data register (ADDRy) if A/D conversion is not completed when the scan is interrupted.
- (4) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (5) When a group A trigger is input during the group B scanning, the ADCSR.ADST bit retains the value as 1, and the group B scan is interrupted, and the group A scan starts for the analog channels selected in the ADANSA0 and ADANSA1 registers according to the order of conversion specified in the ADSCSn register. The A/D conversion

result is not stored into the corresponding data register (ADDRy) if A/D conversion is not completed when the scan is interrupted.

- (6) After scan for group A is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (7) The ADCSR.ADST bit is automatically cleared to 0 when scan for group A is completed, and the 12-bit A/D converter enters a wait state. Scan for groups C and B is not started until the next trigger corresponding to the group is input.




Figure 38.39 Example 4 of Group Priority Operation: Priority Group Trigger Input During Low-Priority Group Scan, Without the Rescan Setting (ADGSPCR.GBRSCN = 0, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 1)

Operation example 5 shows group priority operation in group scan mode (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 1, ADGSPCR.LGRRS = 1) when channel 0 is selected for group A, channel 1 is selected for group B, and channels 2 and 3 are selected for group C.

When the ADGCTRGR.GRCE bit is set to 0, single scan mode is continuously operated on group B and trigger input for group C is disabled.

Operation example 5: Continuous single scan operation on group C

- (1) When the ADGSPCR.GBRP bit is set to 1, the ADCSR.ADST bit is set to 1 (starting A/D conversion), and a group C scan is started for the analog channels selected in the ADANSC0 and ADANSC1 registers according to the order of conversion specified in the ADSCSn register.
- (2) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (3) When a group B trigger is input during the group C scanning, the ADCSR.ADST bit retains the value as 1, the group C scan is interrupted, and the group B scan starts for the analog channels selected in the ADANSB0 and ADANSB1 registers according to the order of conversion specified in the ADSCSn register. The A/D conversion result is not stored into the corresponding data register (ADDRy) if A/D conversion is not completed when the scan is interrupted.
- (4) When a group A trigger is input during the group B scanning, the ADCSR.ADST bit retains the value as 1, and the group B scan is interrupted, and the group A scan starts for the analog channels selected in the ADANSA0 and ADANSA1 registers according to the order of conversion specified in the ADSCSn register. The A/D conversion result is not stored into the corresponding data register (ADDRy) if A/D conversion is not completed when the scan is interrupted.
- (5) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (6) A scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (scan end interrupt is enabled).
- (7) When the ADGSPCR.GBRSCN bit is set to 1 (restarting a group scan which was interrupted due to group priority in scanning), the ADCSR.ADST bit retains the value as 1, and the group B scan for the analog channels selected in the ADANSB0 and ADANSB1 registers according to the order of conversion specified in the ADSCSn register is restarted. At this time, the group B scan is restarted from the channel that the A/D conversion was interrupted if the ADGSPCR.LGRRS bit is set to 1.
- (8) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (9) A group B scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (group B scan end interrupt is enabled).
- (10) When the ADGSPCR.GBRSCN bit is set to 1 (restarting a group scan which was interrupted due to group priority in scanning), the ADCSR.ADST bit retains the value as 1, and the group C scan for the analog channels selected in the ADANSC0 and ADANSC1 registers according to the order of conversion specified in the ADSCSn register is restarted. At this time, the group C scan is restarted from the channel that the A/D conversion was interrupted if the ADGSPCR.LGRRS bit is set to 1.
- (11) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
- (12) A group C scan end interrupt is generated if the ADGCTRGR.GCADIE bit is 1 (group C scan end interrupt is enabled).
- (13) When the ADGSPCR.GBRP bit is set to 1 (selecting continuous single scanning), the ADCSR.ADST bit retains the value as 1, and the group C scan for the analog channels selected in the ADANSC0 and ADANSC1 registers according to the order of conversion specified in the ADSCSn register is restarted.

To continuously operate single scan for group C, disable trigger input for group B.

Steps (13), (11), (12), and then (13) are repeated as long as the ADGSPCR.GBRP bit remains 1.

Clearing of the ADCSR.ADST bit to 0 is prohibited while the ADGSPCR.GBRP bit is set to 1.

To forcibly stop scanning when ADGSPCR.GBRP = 1, follow the procedures for clear operation by software through the ADCSR.ADST bit shown in section 38.6.2, Notes on Stopping A/D Conversion.




Figure 38.40 Example 5 for Group Priority Operation: Continuous Single Scan Operation on Group C (ADGSPCR.GBRP = 1, ADGSPCR.LGRRS = 1)

38.3.7 Comparison Function (Window A and Window B)

38.3.7.1 Comparison Function Windows A/B

The comparison function compares the reference values set in registers ADCMPDR0, ADCMPDR1, ADWINLLB, and ADWINULB with the A/D conversion results. When this function is used, self-diagnosis or double trigger mode cannot be used. A window comparison function can also be used (when ADCMPCR.WCMPE = 1), enabling comparison of two values. Two sets of voltage level ranges can be set in the window comparison function, one for window A and one for window B.

Operation when window comparison is enabled (ADCMPCR.WCMPE = 1) in combination with continuous scan mode is described below.

- (1) When the ADCSR.ADST bit is set to 1 (starting A/D conversion) by software, or synchronous or asynchronous trigger input, A/D conversion is performed for selected channels, temperature sensor output, and internal reference voltage in this order.
- (2) Each time A/D conversion of a single channels is completed, the A/D-converted value is stored in the corresponding A/D data register (ADDRy, ADTSDR, or ADOCDR). When the ADCMPCR.CMPAE bit = 1 and window A is selected in the ADCMPANSRy and ADCMPANSER registers, the A/D-converted value is compared with the setting values of the ADCMPDR0 and ADCMPDR1 registers.
When the ADCMPCR.CMPBE bit = 1 and window B is selected in the ADCMPBNSR register, the A/D-converted value is compare with the setting values of the ADWINULB and ADWINLLB registers.
- (3) For window A, upon a comparison match with the conditions specified in the ADCMPLR0, ADCMPLR1, and ADCMPLER registers, the flags of comparison window A (ADCMPSR0.CMPSTCHA0n, ADCMPSR1.CMPSTCHA1n, ADCMPSER.CMPFTS, and ADCMPSER.CMPFOC) become 1.
In this case, if the ADCMPCR.CMPAIE bit is set to 1, an interrupt request S12CMPAI is generated.
Similarly, for window B, upon a match with the conditions set in the ADCMPBNSR.CMPLB register, the comparison window B flag (ADCMPBSR.CMPSTB) becomes 1. In this case, if the ADCMPCR.CMPBIE bit is set to 1, an interrupt request S12CMPBI is generated.
- (4) When all selected A/D conversion and comparison are completed, scanning is performed again.
- (5) Set the ADCSR.ADST bit to 0 (stopping A/D conversion) and execute the processing for the channels in which the comparison flag is 1.
- (6) After the processing above, clear all comparison flags. When comparison is re-executed, start A/D conversion again.




Figure 38.41 Example of Operation of Comparison (AN000 and AN001 for Targets for Comparison)

38.3.7.2 Restrictions on Comparison Function

The Comparison function has the following restrictions.

1. Use of self-diagnosis and double trigger mode is prohibited.
(ADDR, ADDBLDR, ADDBLDRA, and ADDBLDRB are not targeted for the comparison function)
2. When using a matching or unmatching event, set to single scan mode.
3. When temperature sensor or internal reference voltage is selected for window A, operation of window B is prohibited.
4. When temperature sensor or internal reference voltage is selected for window B, operation of window A is prohibited.
5. The same channel cannot be set for window A and window B.
6. Satisfy the condition of [reference value (high side) ≥ reference value (low side)].

38.3.8 Analog Input Sampling Time and Scan Conversion Time

Figure 38.42 shows the scan conversion timing in single scan mode, in which scan conversion is started by software or a synchronous trigger. Figure 38.43 shows the scan conversion timing in single scan mode, in which scan conversion is started by an asynchronous trigger. The scan conversion time (t_{SCAN}) includes the start-of-scanning-delay time (t_D), channel-dedicated sample-and-hold circuit processing time (t_{SPLSH})*1, disconnection detection assistance processing time (t_{DIS})*2, auto-discharging processing time when A/D converting the temperature sensor output and the internal reference voltage (t_{ADIS}), self-diagnosis A/D conversion processing time (t_{DIAG})*3, A/D conversion processing time (t_{CONV}), channel-dedicated sample-and-hold circuit end time (t_{SHED})*4, and end-of-scanning-delay time (t_{ED}).

The A/D conversion processing time (t_{CONV}) consists of sampling time (t_{SPL}) and time for conversion by successive approximation (t_{SAM}). The sampling time (t_{SPL}) is used to charge sample-and-hold circuits in the A/D converter. If there is not sufficient sampling time due to the high impedance of an analog input signal source, or if the A/D conversion clock (ADCLK) is slow, sampling time can be adjusted using the ADSSSTR register.

The time for conversion by successive approximation (t_{SAM}) is at 24 clock cycles of ADCLK. Table 38.25 shows the scan conversion time.

The scan conversion time (t_{SCAN}) in single scan mode for which the number of selected channels is n can be determined as follows:

$$t_{SCAN} = t_D + t_{SPLSH} + (t_{DIS} \times n) + t_{DIAG} + (t_{CONV} \times n)^{*5} + t_{ED}$$

$$t_{SCAN} \text{ (when converting temperature sensor output and internal reference voltage)} = t_D + (t_{ADIS} \times m) + (t_{CONV} \times m) + t_{ED} \text{ }^{*6, *7, *8}$$

The scan conversion time for the first cycle in continuous scan mode is t_{SCAN} for single scan minus t_{ED} plus t_{SHED} .

The scan conversion time for the second and subsequent cycles in continuous scan mode is fixed to $t_{SPLSH} + (t_{DIS} \times n) + t_{DIAG} + t_{DSD} + (t_{CONV} \times n)^{*5} + t_{SHED}$.

Note 1. When no channel-dedicated sample-and-hold circuits are used, $t_{SPLSH} = 0$.

Note 2. When disconnection detection assistance is not selected, $t_{DIS} = 0$. When A/D-converting the temperature sensor output and the internal reference voltage, the value is fixed to 0Fh indicating 15 ADCLK.

Note 3. When the self-diagnosis function is not used, $t_{DIAG} = 0$, $t_{DSD} = 0$.

Note 4. When no channel-dedicated sample-and-hold circuits are used, $t_{SHED} = 0$. Here, continuous scan mode is assumed. In single scan mode and group scan mode, t_{SHED} is included in the end-of-scanning-delay time (t_{ED}).

Note 5. Although the total t_{CONV} can be expressed as $t_{CONV} \times n$ when the sampling times (t_{SPL}) of the selected channels are the same, it is basically expressed as the sum of the sampling times (t_{SPL}) for each of the channels and times for conversion by successive approximation (t_{SAM}) for each of the channels.

Note 6. Set m to 2 to perform A/D conversion both the temperature sensor output and internal reference voltage, or set m to 1 to perform A/D conversion either of them.

Note 7. When performing A/D conversion of the temperature sensor output or internal reference voltage, both the t_{SPLSH} and t_{DIAG} are 0, since A/D conversion of the self-diagnosis and analog channels cannot be selected in these cases.

Note 8. If the self-diagnosis and analog channels are in one group and the temperature sensor output and internal reference are in another, A/D conversion for all of them can be performed for a group scan.

Table 38.25 Times for Conversion During Scanning (in Numbers of Cycles of ADCLK and PCLKB)

Item	Symbol	Type/Conditions	Type/Conditions			Unit
			Synchronous Trigger*3	Asynchronous Trigger	Software Trigger	
Scan start processing time*1,*2	A/D conversion on group under group priority control.	The low-priority group is to be stopped. (The priority group is started after low-priority group B is stopped due to an A/D conversion start trigger of the priority group.)	2 PCLKB + 6 ADCLK (5 PCLKB + 3 ADCLK)*4	—	—	Cycle
		The low-priority group is not to be stopped. (Started by an A/D conversion start trigger of the priority group.)	2 PCLKB + 4 ADCLK	—	—	
	A/D conversion when self-diagnosis is enabled	A/D conversion for self-diagnosis is to be started.	2 PCLKB + 6 ADCLK	4 PCLKB + 6 ADCLK	6 ADCLK	
	Other than above		2 PCLKB + 4 ADCLK	4 PCLKB + 4 ADCLK	4 ADCLK	
Channel-dedicated sample-and-hold processing time*1	Sampling time	t_{SPLSH} t_{SH}	When constant sampling is disabled: Setting values of the ADSHCR.SSTSH[7:0] bits (initial value:1Bh) × ADCLK When constant sampling is enabled: 0			
	Wait time between sampling and A/D conversion	t_W	12 ADCLK			
Disconnection detection assistance processing time		t_{DIS}	The setting of ADNDIS[3:0] (initial value = 00h) × ADCLK*5			
Auto-discharging processing time (Time required at the conversion of the temperature sensor output and the internal reference voltage)		t_{ADIS}	15 ADCLK			
Self-diagnosis conversion processing time*1	Sampling time	t_{DIAG} t_{SPL}	The setting of ADSSTR0 (initial value = 1Bh) × ADCLK			
	Time for conversion by successive approximation	t_{SAM}	24 ADCLK			
	Normal A/D conversion is to be started after completion of self-diagnosis conversion.	t_{DED}	2 ADCLK			
	A/D conversion for self-diagnosis is to be started after completion of conversion for continuous scan on the last channel specified.	t_{DED}	2 ADCLK			
A/D conversion processing time*1	Sampling time	t_{CONV} t_{SPL}	The setting of ADSSTRn (n = 0 to 11, L, T, O) (initial value = 1Bh) × ADCLK			
	Time for conversion by successive approximation	t_{SAM}	24 ADCLK			
Channel-dedicated sample-and-hold end processing time		t_{SHED}	2 ADCLK			
Scan end processing time*1		t_{ED}	1 PCLKB + 3 ADCLK (2 PCLKB + 2 ADCLK)*4			

Note 1. For t_D , t_{SPLSH} , t_{DIAG} , t_{CONV} , and t_{ED} , refer to Figure 38.42 and Figure 38.43.

Note 2. This is the maximum time required from software writing or trigger input to start A/D conversion.

Note 3. Time consumed on the paths from timer output to trigger input is not included.

Note 4. Maximum time for when ADCLK is faster than PCLKB (PCLKB to ADCLK frequency ratio = 1:2)

Note 5. When A/D-converting the temperature sensor output and the internal reference voltage, the value is fixed to 0Fh indicating 15 ADCLK.




Figure 38.42 Scan Conversion Timing (Started by Software or Synchronous Trigger)




Figure 38.43 Scan Conversion Timing (Started by Software or Asynchronous Trigger)

38.3.8.1 Timing of Suspension and Starting of Scanning in Operation under Group Priority Control

The timings for suspension and starting of scanning in operation under group priority control that must be considered are listed below.

1. The timing for suspending a scan of a group with a lower-priority and the timing for starting a scan of a group with a higher-priority.
2. The time at which scanning by the group with a lower-priority is resumed on completion of scanning by the higher-priority group when the trigger for scanning by the lower-priority group is accepted during scanning by the higher-priority group.
3. The timing for performing sequential single scans by a lower-priority group.

Figure 38.44 shows the timing diagram of each of the above cases.

The times at which scanning by group A is completed and scanning by group C resumes or scanning by group B is completed and scanning by group C resumes are the same as those for group A and group B in Figure 38.44.

The timing for consecutive single scans is the same for group B and group C.




Figure 38.44 Timing of Stop/Start of Scanning in Group Priority Mode

38.3.9 Usage Example of A/D Data Register Automatic Clearing Function

Setting the ADCER.ACE bit to 1 automatically clears the A/D data registers (ADDRy, ADRD, ADTSDR, ADOCDR, ADDBLDR, ADDBLDRA, and ADDBLDRB) to 0000h when the A/D data registers (ADDRy, ADRD, ADTSDR, ADOCDR, ADDBLDR, ADDBLDRA, and ADDBLDRB) are read by the CPU, DTC, or DMAC.

This function enables detection of update failures of the A/D data registers (ADDRy, ADRD, ADTSDR, ADOCDR, ADDBLDR, ADDBLDRA, and ADDBLDRB). The following describes the examples in which the function to automatically clear the ADDRy register is enabled and disabled.

In a case where the ADCER.ACE bit is 0 (automatic clearing disabled), if the A/D conversion result (0222h) is not written to the ADDRy register for some reason, the old data (0111h) will be the ADDRy register value. Furthermore, if this ADDRy register value is read into a general register using an A/D scan end interrupt, the old data (0111h) can be saved in the general register. When checking whether there is an update failure, it is necessary to frequently save the old data in the RAM or a general register.

In a case where the ADCER.ACE bit is 1 (automatic clearing enabled), when ADDRy = 0111h is read by the CPU, DTC, or DMAC, the ADDRy register is automatically cleared to 0000h. After that, if the A/D conversion result (0222h) cannot be transferred to the ADDRy register for some reason, the cleared data (0000h) remains as the ADDRy register value. If this ADDRy register value is read into a general register using an A/D scan end interrupt at this point, 0000h will be saved in the general register.

Occurrence of an ADDRy register update failure can be determined by simply checking that the read data value is 0000h.

38.3.10 A/D-Converted Value Addition/Average Mode

In A/D-converted value addition mode, the same channel is A/D-converted 2, 3, 4, or 16 consecutive times and the sum of the converted values is stored in the data register. In A/D-converted value average mode, the same channel is A/D-converted two or four consecutive times and the mean of the converted values is stored in the data register. The use of the average of these results can improve the accuracy of A/D conversion, depending on the types of noise components that are present. This function, however, cannot always guarantee an improvement in A/D conversion accuracy.

The A/D-converted value addition/average mode can be used when A/D conversion of the channel select analog input, temperature sensor output (for S12AD2 only), or internal reference voltage (for S12AD2 only) is selected.

38.3.11 Disconnection Detection Assist Function

This converter incorporates the function to fix the charge for sampling capacitance to the specified state before start of A/D conversion. This function enables disconnection detection in wiring of analog inputs.

Figure 38.45 illustrates the A/D conversion operation when the disconnection detection assist function is used. Figure 38.46 shows an example of disconnection detection when precharge is selected. Figure 38.47 shows an example of disconnection detection when discharge is selected.




Figure 38.45 Operation of A/D Conversion When the Disconnection Detection Assist Function is Used




Figure 38.46 Example of Disconnection Detection When Precharge is Selected




Figure 38.47 Example of Disconnection Detection When Discharge is Selected

38.3.12 Starting A/D Conversion with Asynchronous Trigger

The A/D conversion can be started by the input of an asynchronous trigger. To start up the A/D converter by an asynchronous trigger, the A/D conversion start trigger select bits (ADSTRGR.TRSA[5:0]) should be set to 000000b, and a high-level signal should be input to the asynchronous trigger (ADTRG0# pin). Then, the ADCSR.TRGE and ADCSR.EXTRG bits should be set to 1. Figure 38.48 shows a timing of the asynchronous trigger input.

For the time from when the ADST bit is set to 1 until conversion starts, refer to section 38.6.3, A/D Conversion Restarting Timing and Termination Timing. An asynchronous trigger cannot be selected for group B or group C in group scan mode.




Figure 38.48 Timing of the Asynchronous Trigger Input

38.3.13 Starting A/D Conversion with Synchronous Trigger from Peripheral Module

The A/D conversion can be started by a synchronous trigger. To start the A/D conversion by a synchronous trigger, the ADCSR.TRGE bit should be set to 1, the ADCSR.EXTRG bit should be cleared to 0, and the relevant sources should be selected by the ADSTRGR.TRSA[5:0] and ADSTRGR.TRSB[5:0] bits.

38.3.14 Conversion Function in the Order of Arbitrary Channel Number

Conversion function in the order of arbitrary channel number is used to convert analog channels of each unit in the 12-bit A/D converter in the order set by the ADSCSn register.

Setting the same channel in the ADSCSn register is prohibited. Channels whose order can be set with this function are analog channels only.

The conversion order for the self-diagnosis, temperature sensor, and internal reference voltage cannot be changed.

Table 38.26 Example of Conversion Order When the ADSCSn Register (n = 0 to 4) is Set to the Initial Value in the Scan Group A

ADSCSn Setting Value		A/D Conversion Order			ADANSA0 Setting Value
Symbol	Initial Value	Physical Channel	Priority	Conversion Order	Channel Select Bit
ADSCS0	00h	AN000	High ↓ Low	1	ANSA0[0] =1
ADSCS1	01h	AN001		2	ANSA0[1] =1
ADSCS2	02h	AN002		3	ANSA0[2] =1
ADSCS3	03h	AN003		4	ANSA0[3] =1
ADSCS4	04h	AN004		5	ANSA0[4] =1




Figure 38.49 Example of Conversion Order (Setting Based on Table 38.26)

Table 38.27 Example of Conversion Order When a Setting Value of the ADSCSn Register (n = 0 to 4) is Modified in the Scan Group A

ADSCSn Setting Value		A/D Conversion Order			ADANSA0 Setting Value
Symbol	Value Set by User	Physical Channel	Priority	Conversion Order	Channel Select Bit
ADSCS0	04h	AN004	High ↓ Low	1	ANSA0[4] =1
ADSCS1	02h	AN002		2	ANSA0[2] =1
ADSCS2	00h	AN000		3	ANSA0[0] =1
ADSCS3	01h	AN001		4	ANSA0[1] =1
ADSCS4	03h	AN003		5	ANSA0[3] =1





Figure 38.50 Example of Conversion Order (Setting Based on Table 38.27)

Table 38.28 Example of Conversion Order When a Setting Value of the ADSCSn Register (n = 0 to 4) is Modified in the Scan Group A (When the ANSA0[1] Bit is Set to Deselect.)

ADSCSn Setting Value		A/D Conversion Order			ADANSA0 Setting Value
Symbol	Value Set by User	Physical Channel	Priority	Conversion Order	Channel Select Bit
ADSCS0	04h	AN004	High ↓ Low	1	ANSA0[4] = 1
ADSCS1	02h	AN002		2	ANSA0[2] = 1
ADSCS2	00h	AN000		3	ANSA0[0] = 1
ADSCS3	01h	AN001		4	ANSA0[1] = 0
ADSCS4	03h	AN003		5	ANSA0[3] = 1

**Figure 38.51 Example of Conversion Order (Setting Based on Table 38.28)**

38.3.15 Internal Reference Voltage Monitoring Function

The internal reference voltage monitoring function is used to output the internal reference voltage to the A/D converter. Set the A/D internal reference voltage monitoring circuit enable register (ADVMONCR) and the A/D internal reference voltage monitoring circuit output enable register (ADVMONO), and enable the internal reference voltage A/D select bit (OCSA/B/C) to perform A/D conversion of the internal reference voltage.

Example of the operation is shown below.

- (1) Set the VDE bit in the A/D internal reference voltage monitoring circuit enable register (ADVMONCR) to 1.
- (2) Set the VDO bit in the A/D internal reference voltage monitoring circuit output enable register (ADVMONO) to 1.
- (3) Select the internal reference voltage either by the internal reference voltage A/D conversion select bit (OCSA) in the A/D conversion extended input control register, the group B internal reference voltage A/D conversion select bit (OCSB), or the group C internal reference voltage A/D conversion select bit (OCSC) in the A/D group C extended input control register (ADGCEXCR).
- (4) After inserting the waiting period of 500 ns, the ADCSR.ADST bit becomes 1 (starting A/D conversion) either by software, synchronous trigger (MTU, TMR, and ELC), or asynchronous trigger, and then, auto-discharging of the internal reference voltage is performed and A/D conversion of the internal reference voltage starts.
- (5) When A/D conversion of the internal reference voltage is completed, A/D conversion result is stored to the corresponding A/D internal reference voltage data register (ADOCDR).
- (6) S12ADI2 interrupt request is generated (pulse output and level output) if the ADCSR.ADST bit is set to 1 (scan end interrupt is enabled).
- (7) The ADCSR.ADST bit is automatically cleared upon completion of A/D conversion, and the 12-bit A/D converter enters a wait state.
- (8) Set the VDO bit in the A/D internal reference voltage monitoring circuit output enable register (ADVMONO) to 0.
- (9) Set the VDE bit in the A/D internal reference voltage monitoring circuit enable register (ADVMONCR) to 0.




Figure 38.52 Example of Internal Reference Voltage Monitor Output A/D Conversion

38.3.16 Programmable Gain Amplifier

Unit 0 and unit 1 of the A/D converter have three programmable gain amplifiers (PGA), respectively.

Either single-ended or pseudo-differential inputs are selectable for the PGAs*1.

Inverting input pin of a PGA are connected to the same reference ground pin per unit, where the reference ground pin for the AN000 through AN002 pins (in the case of unit 0) is the PGAVSS0 pin and the reference ground pin for the AN100 through AN102 pins (in the case of unit 1) is the PGAVSS1 pin.

Note 1. Only single-ended input is enabled for products without pseudo-differential input to the PGAs. In addition, pins PGAVSS0 and PGAVSS1 are not present. The inverted input pins for the PGAs are internally connected to pins AVSS0 and AVSS1.

Figure 38.53 shows the internal configurations for single-ended and pseudo-differential input.




Figure 38.53 Internal Configuration of PGA (P000)

When single-ended input is selected, set the gain of PGA in the ADPGAGS0.PxGAIN[3:0] bits (x = 000 to 002, and 100 to 102). The range of the gain settable by the bits is from times 2.000 to times 20.000. Control the input voltage to ANx pins so that the voltage after amplification does not to exceed the output voltage ranges stipulated in the electrical characteristics. In addition, externally connect the PGAVSS0 and PGAVSS1 pins to AVSS0 and AVSS1 pins.

When pseudo-differential input is selected, set the gains of the PGAs in the ADPGAGS0.PxGAIN[3:0] and ADPGADCR0.PxDG[1:0] bits. The values for gain settable by the bits are times 1.500, times 4.000, times 7.000, and times 12.333. Set the bits so that the same gain is set by both pairs of bits. The range of differential input voltages depends on the gain setting. For details, refer to section 38.3.2, Setting the Input Paths of AN000 to AN002, AN007, AN100 to AN102, and AN107 and section 45, Electrical Characteristics.

38.4 Interrupt Sources and DTC/DMA Transfer Requests

38.4.1 Interrupt Requests

The 12-bit A/D converter can generate scan end interrupt requests S12ADI/S12ADI1/S12ADI2, S12GBADI/S12GBADI1/S12GBADI2, and S12GCADI/S12GCADI1/S12GCADI2 to the CPU.

The module also can generate the S12CMPAI or S12CMPBI interrupt which is the request of interrupting to the CPU in response to matches with a condition for comparison.

Setting the ADCSR.ADIE bit to 1 and 0 enables and disables an S12ADI/S12ADI1/S12ADI2 interrupt, respectively; similarly, setting the ADCSR.GBADIE bit to 1 and 0 enables and disables a S12GBADI/S12GBADI1/S12GBADI2 interrupt, respectively.

Setting the ADCMPCR.CMPAIE bit to 1 enables an S12CMPAI interrupt and setting the ADCMPCR.CMPAIE bit to 0 disables an S12CMPAI interrupt.

Setting the ADCMPCR.CMPBIE bit to 1 enables an S12CMPBI interrupt and setting the ADCMPCR.CMPBIE bit to 0 disables an S12CMPBI interrupt.

In addition, the DTC/DMA transfer can be triggered when an S12ADI/S12ADI1/S12ADI2, S12GBADI/S12GBADI1/S12GBADI2, or S12GCADI/S12GCADI1/S12GCADI2 interrupt is generated. Using an S12ADI/S12ADI1/S12ADI2, S12GBADI/S12GBADI1/S12GBADI2, or S12GCADI/S12GCADI1/S12GCADI2 interrupt to allow the DTC or DMAC to read the converted data enables sequence conversion without burden on software.

For details on DTC and DMAC settings, refer to section 18, Data Transfer Controller (DTCa) and section 17, DMA Controller (DMACa).

38.4.2 Scan Complete Event Output to ELC

The ELC can set up linked operation of a module specified in advance by using the S12ADI, S12ADI1, or S12ADI2 interrupt request signal as an event signal.

The S12GBADI, S12GBADI1, or S12GBADI2 interrupt, S12CMPAI, S12CMPAI1, or S12CMPAI2 interrupt, and S12CMPBI, S12CMPBI1, or S12CMPBI2 interrupt request signals cannot be used as event signals. An event signal is output regardless of the setting of the corresponding interrupt request enable bit. The 12-bit A/D converter outputs the A/D conversion completed signals as event signals.

38.5 Allowable Impedance of Signal Source

Figure 38.54 shows an equivalent circuit of an analog input pin and an external sensor.

To perform A/D conversion accurately, the internal capacitor (C_s) must be fully charged within the sampling time. If the impedance (R_0) of the signal source is high and it takes time to charge C_s , extend the sampling time with the ADSSTRn register. Conversely, if R_0 is small, the sampling time can be shortened. Refer to the electrical characteristics for the permissible signal source impedance under various operating conditions.

When converting only a single pin input in single scan mode, the influence of R_0 can be ignored because the input load becomes practically only the internal input resistor (R_s) by connecting an external high-capacity capacitor (C). However, because a low-pass filter is formed by R_0 and C , it may not possible to follow the analog signal that changes at high speed. Insert a low-impedance buffer when converting high speed analog signals or when converting multiple pins in scan mode.




Figure 38.54 Equivalent Circuit of Analog Input Pin and External Sensor

38.6 Usage Notes

38.6.1 Notes on Reading Data Registers

The A/D data registers, A/D data duplication registers, A/D data duplication register A, A/D data duplication register B, A/D temperature sensor data register, A/D internal reference voltage data register, and A/D self-diagnosis data register should be read in 16-bit units. If a register is read twice in 8-bit units, that is, the higher-order byte and lower-order byte are separately read, the A/D-converted value having been read first may disagree with the A/D-converted value having been read for the second time. To prevent this, the data registers should never be read in 8-bit units.

38.6.2 Notes on Stopping A/D Conversion

38.6.2.1 Procedure of Stopping A/D Conversion

To stop A/D conversion when an asynchronous trigger or a synchronous trigger has been selected as the condition for starting A/D conversion, follow the procedure in Figure 38.55.




Figure 38.55 Procedure for Clear Operation by Software Through the ADCSR.ADST Bit

38.6.2.2 Notes on Modes and Status Flags

The following values should be initialized or reset as described below: the voltage status used in self-diagnosis, the odd-even determination for the double-trigger mode, the monitor flags for the comparison function.

- Re-set the voltage for use in self-diagnosis by setting the ADCER.DIAGLD bit to 1 and setting the ADCER.DIAGVAL[1:0] bits.
- Make double-trigger mode effective starting from the first scan by changing the ADCSR.DBLE bit from 0 to 1.
- Set the ADCMPCR.CMPAE and ADCMPCR.CMPBE bits to 0, which clears the monitor flags for the comparison function (MONCMPA, MONCMPB, MONCOMB).
- Initialize the constant sampling function (enabled by setting the ADSSHMSR.SHMD bit to 1) by setting the ADSSHMSR.SHMD bit to 0. After this, when using constant sampling function again, wait for at least 1 cycle of ADCLK and then set the ADSSHMSR.SHMD bit to 1.

38.6.3 A/D Conversion Restarting Timing and Termination Timing

Starting operation of the analog blocks of the 12-bit A/D converter after setting the ADCSR.ADST bit to 1 takes up to six cycles of ADCLK. Stopping operation of the analog blocks of the 12-bit A/D converter by setting the ADCSR.ADST bit to 0 for a forced stop of the converter takes up to two cycles of ADCLK.

A period from forcible termination to idling of analog blocks takes a maximum of 1 PCLKB + 1 ADCLK cycles when PCLKB to ADCLK frequency ratio is 1:2 (ADCLK is faster).

38.6.4 Notes on Scan End Interrupt Handling

When scanning the same analog input twice using any trigger, the first A/D-converted data is overwritten with the second A/D-converted data in the case that the CPU does not complete reading the A/D-converted data by the time the A/D conversion of the first analog input for the second scan ends after the first scan end interrupt is generated.

38.6.5 Module Stop Function Setting

Operation of the 12-bit A/D converter can be disabled or enabled by setting module stop control register. The 12-bit A/D converter is stopped after released from the reset state. Register access is enabled by releasing the module stop state.

After the module stop state is released, wait for 1 μ s to start A/D conversion. To stop the operation of the 12-bit A/D converter using module stop function, set the ADVMONCR.VDE and ADVMONO.VDO bits to 0.

For details, refer to section 11, Low Power Consumption.

38.6.6 Notes on Entering Low Power Consumption States

Before entering the module stop state or software standby mode, make sure to stop A/D conversion. Here, set the ADCSR.ADST bit to 0, and secure certain period of time until the analog unit of the 12-bit A/D converter is stopped. Follow the procedure given below to secure this time.

Set the ADCSR.ADST bit to 0 by following the procedure in Figure 38.55 procedure for clear operation by software through the ADCSR.ADST bit. Then wait for two clock cycles of ADCLK before entering the module stop mode or software standby mode.

38.6.7 Notes on Canceling Software Standby Mode

After releasing the A/D converter from software standby, wait for the oscillation stabilization flag for the main clock or PLL clock to become 1, wait for at least a further 1 μ s after that, and then start A/D conversion.

For details, refer to section 11, Low Power Consumption.

38.6.8 Notes on Using an External Bus

A/D conversion during access to the external bus may reduce the precision.

In this case, use a software approach, such as performing A/D conversion several times, then obtaining the average after excluding the highest and lowest values.

38.6.9 Error in Absolute Accuracy When Disconnection Detection Assistance is in Use

Using disconnection detection assistance leads to an error in absolute accuracy of the A/D converter. This is because an error voltage is input to the analog input pins due to the resistive voltage division between the pull-up or pull-down resistor (R_p) and the resistance of the signal source (R_s).

This error in absolute accuracy is calculated from the following formula. Only use disconnection detection assistance after thorough evaluation.

$$\text{Maximum error in absolute accuracy (LSB)} = 4095 \times R_s/R_p$$

38.6.10 Voltage Range of Analog Power Supply Pins

If this MCU is used with the voltages outside the following ranges, the reliability of the MCU may be affected.

- Analog input voltage range
Set the voltage within the range from AVSSn to AVCCn (n = 0 to 2) when applying voltages to analog pins AN000 to AN007, AN100 to AN107, AN200 to AN211, and AN216, and AN217.
- Relationship between power supply pin pairs (AVCCn–AVSSn, VCC–VSS)
Supply the voltage from the same power supply to two AVCC2 pins for products without pseudo-differential input to the PGAs and products in LFQFP-144.

The following condition should be satisfied: AVSSn = VSS (n = 0 to 2). When performing A/D conversion of analog input pins AN216 and AN217, the following condition should be satisfied: AVCCn = VCC.

A 0.1-μF capacitor should be connected between each pair of power supply pins to create a closed loop with the shortest route possible as shown in Figure 38.56 and Figure 38.57, and connection should be made so that the following condition is satisfied at the supply side: AVSSn = VSS

Connect a capacitor to each AVCC2 pin of products without pseudo-differential input to the PGAs and products in LFQFP-144 as shown in Figure 38.56.

When the 12-bit A/D converter is not used, the following conditions should be satisfied:

AVCCn = VCC and AVSSn = VSS




Figure 38.56 Example for Connecting Power Supply Pins (for Products Without Pseudo-Differential Input to the PGAs and Products in LFQFP-144)




Figure 38.57 Example for Connecting Power Supply Pins (for Products neither Those Without Pseudo-Differential Input to the PGAs nor Those in LFQFP-144)

38.6.11 Notes on Board Design

The board should be designed so that digital circuits and analog circuits are separated from each other as far as possible. In addition, digital circuit signal lines and analog circuit signal lines should not intersect or placed near each other. If these rules are not followed, noise will be produced on analog signals and A/D conversion accuracy will be affected. The analog input pins (AN000 to AN007, AN100 to AN107, AN200 to AN211, AN216, AN217) and analog power supply (AVCCn) should be separated from digital circuits using the analog ground (AVSSn). The analog ground (AVSSn) should be connected to a stable digital ground (VSS) on the board (single-point ground plane connection).

38.6.12 Notes on Noise Prevention

To prevent the analog input pins (AN000 to AN007, AN100 to AN107, AN200 to AN211, AN216, AN217) from being destroyed by abnormal voltage such as excessive surge, capacitors should be inserted between AVCCn and AVSSn, and protection circuits should be connected to protect the above analog input pins as shown Figure 38.58.




Figure 38.58 Sample Protection Circuit for Analog Inputs

38.6.13 Notes on Using Channel-Dedicated Sample-and-Hold Circuit

Enable use of the channel-dedicated sample-and-hold circuit (`ADSHCR.SHANS[2:0] ≠ 000b`), enable normal sampling by the channel-dedicated sample-and-hold circuit (`ADSHMSR.SHMD = 1`), and wait for 6 cycles of `ADCLK` to pass before input of a trigger signal.

To use the channel-dedicated sample-and-hold circuit, set the corresponding channel in any of the `ADSCS0`, `ADSCS1`, or `ADSCS2` registers.

38.6.14 Notes on Using AN000 to AN002, AN007, AN100 to AN102, and AN107

To select `AN000` to `AN002`, `AN007`, `AN100` to `AN102`, and `AN107`, refer to section 38.3.2, **Setting the Input Paths of AN000 to AN002, AN007, AN100 to AN102, and AN107.**

39. 12-Bit D/A Converter (R12DAb)

39.1 Overview

This MCU includes two channels of 12-bit D/A converter.

Table 39.1 lists the specifications of the 12-bit D/A converter and Figure 39.1 shows a block diagram of the 12-bit D/A converter.

Table 39.1 Specifications of 12-Bit D/A Converter

Item	Specifications
Resolution	12 bits
Output channels	Two channels
Measure against mutual interference between analog modules	Measure against interference between D/A and A/D conversion D/A converted data update timing is controlled by the 12-bit A/D converter synchronous D/A conversion enable signal from the 12-bit A/D converter (unit 2). Therefore, the degradation of A/D conversion accuracy due to interference is reduced by controlling the timing in which the 12-bit D/A converter inrush current occurs, with the enable signal.
Low power consumption function	Module stop state can be set.
Event link function (input)	DA0 conversion can be started when an event signal is input.
Destination Selection	Outputs to the external pin and to the comparator C are separately controllable.




Figure 39.1 Block Diagram of 12-Bit D/A Converter

Table 39.2 lists the pin configuration of the 12-bit D/A converter.

Table 39.2 Pin Configuration of 12-Bit D/A Converter

Pin Name	I/O	Function
AVCC2	Input	Analog power supply pin
AVSS2	Input	Analog ground pin
DA0	Output	Channel 0 analog output pin
DA1	Output	Channel 1 analog output pin

39.2 Register Descriptions


39.2.1 D/A Data Register m (DADRm) (m = 0, 1)

Address(es): DA.DADR0 0008 8040h, DA.DADR1 0008 8042h

- DADPR.DPSEL bit = 0 (data is right-justified)



- DADPR.DPSEL bit = 1 (data is left-justified)




The DADRm register is a 16-bit readable/writable register, which stores data to which D/A conversion is to be performed. Whenever an analog output is enabled, the values in DADRm are converted and output from the D/A converter.

12-bit data can be relocated by setting the DADPR.DPSEL bit.

Bits “—” are read as 0. The write value should be 0.

39.2.2 D/A Control Register (DACR)

Address(es): DA.DACR 0008 8044h



Bit	Symbol	Bit Name	Description	R/W
b4 to b0	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b5	DAE	D/A Enable*1	0: D/A conversion of channels 0 and 1 is controlled individually. 1: D/A conversion of channels 0 and 1 is enabled collectively.	R/W
b6	DAOE0	D/A Output Enable 0	0: Analog output of channel 0 (DA0) is disabled. 1: D/A conversion of channel 0 is enabled. Analog output of channel 0 (DA0) is enabled.	R/W
b7	DAOE1	D/A Output Enable 1	0: Analog output of channel 1 (DA1) is disabled. 1: D/A conversion of channel 1 is enabled. Analog output of channel 1 (DA1) is enabled.	R/W

Note 1. This bit controls D/A conversion in combination with the DAOEm bit (m = 0, 1). The DAOEm bit controls output of the results of conversion. For details, see Table 39.3.

Table 39.3 Controls of D/A Conversion

b5	b7	b6	Description
DAE	DAOE1	DAOE0	
0	0	0	D/A conversion and analog output pins (DA0, DA1) are disabled.*1
		1	D/A conversion of channel 0 is enabled. D/A conversion of channel 1 is disabled. Analog output of channel 0 (DA0) is enabled. Analog output of channel 1 (DA1) is disabled.*1
	1	0	D/A conversion of channel 0 is disabled. D/A conversion of channel 1 is enabled. Analog output of channel 0 (DA0) is disabled.*1 Analog output of channel 1 (DA1) is enabled.
		1	D/A conversion of channels 0 and 1 is enabled. Analog output of channels 0 and 1 (DA0, DA1) is enabled.
1	x	x	D/A conversion of channels 0 and 1 is enabled. Analog output of channels 0 and 1 (DA0, DA1) is enabled collectively.

x: Don't care

Note 1. When analog output is disabled, the analog output signal is placed in the Hi-Z state.

This register should be set when the DAADSCR.DAADST bit is 1 (measure against interference between D/A and A/D conversion is enabled) while the 12-bit A/D converter (unit 2) is halted (the ADCSR.ADST bit is 0). At that time, the software trigger should be selected for the 12-bit A/D converter (unit 2) trigger to securely stop the 12-bit A/D converter (unit 2).

Select the destination for each channel by using the DADSELR register before setting this register.

DAE Bit (D/A Enable)

The DAE bit controls D/A conversion and analog output in combination with the DAOEm bit (m = 0, 1).

When the measure against an interference between D/A and A/D conversions is enabled (DAADSCR.DAADST = 1), set the DAE bit while the ADCSR.ADST bit in the 12-bit A/D converter (unit 2) is 0. At that time, the software trigger should be selected for the 12-bit A/D converter (unit 2) trigger to securely stop the 12-bit A/D converter (unit 2).

DAOEm Bit (D/A Output Enable m) (m = 0, 1)

The DAOEm bit controls D/A conversion and analog output in combination with the DAE bit.

When both the DAOEm bit and DAE bit are 0, D/A conversion of channel m is not done and no conversion result is output.

When the measure against an interference between D/A and A/D conversions is enabled (DAADSCR.DAADST = 1), set the DAOEi bit while the ADCSR.ADST bit in the 12-bit A/D converter (unit 2) is 0. At that time, the software trigger should be selected for the 12-bit A/D converter (unit 2) trigger to securely stop the 12-bit A/D converter (unit 2).

The event link function can be used to set the DAOE0 bit to 1. The DAOE0 bit becomes 1 when the event specified by setting the ELSR16 register of the ELC occurs, and output of the D/A conversion results starts.

39.2.3 Data Register Format Select Register (DADPR)

Address(es): DA.DADPR 0008 8045h

b7	b6	b5	b4	b3	b2	b1	b0
DPSEL	—	—	—	—	—	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	DPSEL	Format Select	0: Data is right-justified. 1: Data is left-justified.	R/W

39.2.4 D/A A/D Synchronous Start Control Register (DAADSCR)

Address(es): DA.DAADSCR 0008 8046h

	b7	b6	b5	b4	b3	b2	b1	b0
	DAADST	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	DAADST	D/A A/D Synchronous Conversion	0: 12-bit D/A converter operation does not synchronize with 12-bit A/D converter (unit 2) operation. (measure against interference between D/A and A/D conversion is disabled) 1: 12-bit D/A converter operation synchronizes with 12-bit A/D converter (unit 2) operation. (measure against interference between D/A and A/D conversion is enabled)	R/W

As a measure against interference between D/A and A/D conversion, the DAADSCR register selects whether or not the timing for starting 12-bit D/A conversion is synchronized with the 12-bit A/D converter synchronous D/A conversion enable signal from the 12-bit A/D converter (unit 2).

This register should be set while the 12-bit A/D converter (unit 2) is halted (while the ADCSR.ADST bit is 0 after selecting software trigger as the 12-bit A/D converter (unit 2) trigger).

DAADST Bit (D/A A/D Synchronous Conversion)

Setting the DAADST bit to 0 allows the DADR_m register value ($m = 0, 1$) to be converted into analog data at any time. Setting the DAADST bit to 1 allows synchronous D/A conversion with the 12-bit A/D converter synchronous D/A conversion enable signal from the 12-bit A/D converter (unit 2). Therefore, even if the DADR_m register value is modified, D/A conversion does not start until the 12-bit A/D converter (unit 2) completes A/D conversion.

Set this bit while the ADCSR.ADST bit is set to 0. At this time, the software trigger should be selected for the 12-bit A/D converter trigger to securely stop the 12-bit A/D converter (unit 2).

The event link function cannot be used when the DAADST bit is set to 1. Stop the event link function by setting the ELSR16 register of the ELC. The setting of the DAADST bit is common to channels 0 and 1 of the 12-bit D/A converter.

39.2.5 D/A Destination Select Register (DADSELR)

Address(es): DA.DADSELR 0008 8049h

b7	b6	b5	b4	b3	b2	b1	b0
—	—	—	—	OUTRE F1	OUTRE F0	OUTDA 1	OUTDA 0

Value after reset: 0 0 0 0 0 0 1 1

Bit	Symbol	Bit Name	Description	R/W
b0	OUTDA0	DA0 pin output enable	0: Does not output the channel 0 analog voltage from the DA0 pin 1: Output the channel 0 analog voltage from the DA0 pin	R/W
b1	OUTDA1	DA1 pin output enable	0: Does not output the channel 1 analog voltage from the DA1 pin 1: Output the channel 1 analog voltage from the DA1 pin	R/W
b2	OUTREF0	Reference voltage 0 output enable	0: Does not use the channel 0 analog voltage as a reference voltage for the comparator C 1: Use the channel 0 analog voltage as a reference voltage for the comparator C	R/W
b3	OUTREF1	Reference voltage 1 output enable	0: Does not use the channel 1 analog voltage as a reference voltage for the comparator C 1: Use the channel 1 analog voltage as a reference voltage for the comparator C	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R

The DADSELER register is used to set the destinations of the analog voltage generated by the D/A converter. Select such destinations with this register before the output is enabled with the DACR register.

39.3 Operation

The 12-bit D/A converter includes D/A conversion circuits for two channels, each of which can operate independently. When the DACR.DAOEm bit (m = 0, 1) is set to 1, D/A converter is enabled and the conversion result is output. An operation example of D/A conversion on channel 0 is shown below. Figure 39.2 shows the timing of this operation.

- (1) Set the data for D/A conversion in the DADPR.DPSEL bit and the DADR0 register.
- (2) Select the destination of the D/A converter analog voltage by using the DADSELR register.
- (3) Set the DACR.DAOE0 bit to 1 to start D/A conversion. The DA0 output settles to the voltage corresponding to the setting value after the conversion time t_{DCONV} has elapsed. The DA0 output voltage is held at this level until the DADR0 register is updated or the DAOE0 bit is set to 0. The output voltage (reference) is expressed by the following formula:

$$\frac{\text{Value of DADRm register}}{4096} \times \text{AVCC2}$$

- (4) When the DADR0 register is updated, the conversion starts. The DA0 output settles at the new output voltage after the conversion time t_{DCONV} has elapsed.

When the DAADSCR.DAADST bit is 1 (measure against interference between D/A and A/D conversion is enabled), it takes a maximum of one A/D conversion time for D/A conversion to start. When ADCLK is faster than the peripheral module clock, it may take longer than one A/D conversion time.

- (5) When the DAOE0 bit is set to 0, analog output is disabled.




Figure 39.2 Example of 12-Bit D/A Converter Operation

39.3.1 Measure against Interference between D/A and A/D Conversion

When D/A conversion starts, an inrush current occurs to the 12-bit D/A converter. Since the same analog power supply is shared by the 12-bit D/A converter and 12-bit A/D converter (unit 2), the inrush current may interfere with the proper operation of the 12-bit A/D converter (unit 2).

With the DAADSCR.DAADST bit being 1, even if the DADR_m register data (m = 0, 1) is modified during 12-bit A/D converter (unit 2) operation, D/A conversion does not start immediately but starts synchronously with A/D conversion completion. It takes a maximum of one A/D conversion time for the DADR_m register data update to be reflected as the D/A conversion circuit input. Before reflection, the DADR_m register value does not correspond to the analog output value.

When this function is enabled, it is impossible to check by any software means whether the DADR_m register value has been D/A converted or not.

Even with the DAADSCR.DAADST bit being 1, when the DADR_m register data is modified while the 12-bit A/D converter (unit 2) is halted, D/A conversion starts in one PCLKB cycle.

Figure 39.3 shows an example of channel 0 D/A conversion, in which the 12-bit D/A converter operates synchronously with the 12-bit A/D converter (unit 2).

- (1) Confirm that the 12-bit A/D converter (unit 2) is halted. Set the DAADSCR.DAADST bit to 1.
- (2) Confirm that the 12-bit A/D converter (unit 2) is halted. Set the DACR.DAOE0 bit to 1.
- (3) Set the DADR0 register. When ADCLK is faster than the peripheral module clock, it may take longer than one A/D conversion time.
 - If the 12-bit A/D conversion is halted (ADCSR.ADST bit = 0) when the DADR0 register is modified, D/A conversion starts in one PCLKB cycle.
 - If the 12-bit A/D conversion is in progress (ADCSR.ADST bit = 1) when the DADR0 register is modified, D/A conversion starts upon A/D conversion completion. If the DADR0 register is modified twice during A/D conversion, the first update may not be converted.




Figure 39.3 Example of Conversion When the 12-Bit D/A Converter is Synchronized with the 12-Bit A/D Converter (Unit 2)

When ADCLK is faster than PCLKB, the 12-bit D/A converter may not be able to capture a 12-bit A/D converter synchronous D/A conversion enable signal for one ADCLK cycle which is output between A/D conversion 1 and A/D conversion 2. Figure 39.4 shows example when the 12-bit D/A converter cannot capture the 12-bit A/D converter synchronous D/A conversion enable signal. In this case, the DA0 output is held at the level of the post-D/A conversion value A.




Figure 39.4 Example When the 12-Bit D/A Converter Cannot Capture the 12-Bit A/D Converter Synchronous D/A Conversion Enable Signal

39.4 Event Link Operation Setting Procedure

The event link operation procedure is described below.

- (1) Set the DADPR.DPSEL bit and set the data for D/A conversion in the DADR0 register.
- (2) Select the destination of the D/A converter analog voltage by using the DADSELR register.
- (3) Set the bit value of the ELSR16 setting event signal to link the ELSR16 register of the ELC.
- (4) Set the ELCR.ELCON bit to 1. This procedure enables event link operation for all modules with the event link function selected.
- (5) Set the event output source module to activate the event link. After the event is output from the module, the DACR.DAOE0 bit becomes 1, and D/A conversion on channel 0 starts.
- (6) Set the ELSR16.ELS[7:0] bits to 0000 0000b to stop event link operation of 12-bit D/A converter channel 0. All event link operation is stopped when the ELCR.ELCON bit is set to 0.

39.5 Usage Notes on Event Link Operation

- (1) When the event link function is used, set the DACR.DAE bit to 0.
- (2) When the event specified by the ELSR16 register is generated while the write cycle is performed to the DACR.DAOE0 bit, the write cycle is stopped, and the setting to 1 by the generated event takes precedence.
- (3) Use of the event link function is prohibited when the DAADSCR.DAADST bit is set to 1 as the measure against an interfere between D/A and A/D conversions.

39.6 Usage Notes

39.6.1 Module Stop Function Setting

Operation of the 12-bit D/A converter can be disabled or enabled using the module stop control register. The initial setting is for operation of the 12-bit D/A converter to be stopped. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

39.6.2 Operation of the D/A Converter in Module Stop State

When the MCU enters the module stop state with D/A conversion enabled, the D/A converter outputs are retained, and the analog power supply current is the same as during D/A conversion. If the analog power supply current has to be reduced in the module stop state, disable D/A conversion by setting the DACR.DAOE1, DAOE0, and DAE bits to 0.

39.6.3 Operation of the D/A Converter in Software Standby Mode

When the MCU enters software standby mode with D/A conversion enabled, the D/A converter outputs are retained, and the analog power supply current is the same as during D/A conversion. If the analog power supply current has to be reduced in software standby mode, disable D/A conversion by setting the DACR.DAOE1, DAOE0, and DAE bits to 0.

39.6.4 Note on Entering Deep Software Standby Mode

When the MCU enters deep software standby mode with D/A conversion enabled, the outputs of the D/A converter are placed in a high impedance state.

39.6.5 Note on Usage When Measure against Interference between D/A and A/D Conversion is Enabled

When the DAADSCR.DAADST bit is 1 (measure against interference between D/A and A/D conversion is enabled), do not place the 12-bit A/D converter (unit 2) in the module stop state. It may halt D/A conversion in addition to A/D conversion.

39.6.6 Note on Using the D/A Converter Analog Voltage as a Reference Voltage for the Comparator C

When setting the DADSELR.OUTREFn bit (n = 0, 1) to 1, refer to section 41.4.5, Setting the D/A Converter.

39.6.7 Note on Enabling the Outputs Both to the DAn pin (n = 0, 1) and Comparator C

When the DADSELR.OUTDAn and OUTREFn bits are set to 1 simultaneously, the characteristics specified in section 45.9, D/A Conversion Characteristics may not be satisfied due to the influence of the load connected to the DAn pin. A full evaluation is recommended before use when both outputs are to be enabled.

40. Temperature Sensor (TEMPS)

40.1 Overview

This MCU includes a temperature sensor. The temperature sensor outputs a voltage which varies with the temperature. The 12-bit A/D converter unit 2 can convert the voltage from the sensor into a digital value. The temperature around the MCU can be obtained by converting the value into the temperature.

Table 40.1 lists the specifications of the temperature sensor, and Figure 40.1 shows a block diagram of the temperature sensor.

Table 40.1 Specifications of Temperature Sensor

Item	Description
Temperature sensor voltage output	Temperature sensor outputs a voltage to the 12-bit A/D converter unit 2.
Temperature Sensor Calibration Data	Reference data measured for each chip at factory shipment is stored.





Figure 40.1 Block Diagram of Temperature Sensor

40.2 Register Descriptions

40.2.1 Temperature Sensor Calibration Data Register (TSCDR)

Address(es): TEMPS.TSCDR 007F B17Ch



Note: This register is only readable when the SYSCR0.ROME bit is 1 (the on-chip ROM is enabled).

The TSCDR register stores temperature sensor calibration data measured for each chip at factory shipment. The TSCDR register is a 32-bit read-only register and should be read in 32-bit units.

Temperature sensor calibration data is a digital value obtained using the 12-bit A/D converter unit 2 to convert the voltage output by the temperature sensor under the condition of $T_a = T_j = 128^\circ\text{C}$ and $AVCC2 = 5\text{ V}$.

The voltage V_1 output by the temperature sensor under the condition of $T_a = T_j = 128^\circ\text{C}$ can be calculated from the value of the TSCDR register according to the formula below.

$$V_1 = 5 \times \text{value of the TSCDR register} / 4096 \text{ [V]}$$

Note that the AVCC2 voltage does not affect voltage V_1 .

40.3 Using the Temperature Sensor

The temperature sensor outputs a voltage which varies with the temperature.

This voltage is converted to a digital value by the 12-bit A/D converter unit 2. The temperature around the MCU can be obtained by converting the value into the temperature.

40.3.1 Preparation for Using the Temperature Sensor

Perform a calibration of the temperature sensor as shown below. The voltage output by the temperature sensor is proportional to temperature, which can be calculated according to the following formula.

Formula for the temperature characteristic:

$$T = (V_s - V_1)/\text{Slope} + T_1$$

T: Measured temperature (°C)

V_s: Voltage output by the temperature sensor when the temperature is measured (V)

T₁: Sample temperature measurement at first point (°C)

V₁: Voltage output by the temperature sensor when T₁ is measured (V)

T₂: Sample temperature measurement at second point (°C)

V₂: Voltage output by the temperature sensor when T₂ is measured (V)

Slope: Temperature slope of the temperature sensor (V/°C); Slope = (V₂ - V₁)/(T₂ - T₁)

Characteristics of the temperature sensor vary from MCU to MCU. Therefore, a two-point calibration (the following experimental measurement at two different temperatures) is recommended.

Use the 12-bit A/D converter unit 2 to measure the voltage V₁ output by the temperature sensor at temperature T₁.

Again, using the 12-bit A/D converter unit 2, measure the voltage V₂ output by the temperature sensor at a different temperature T₂. Obtain the temperature slope (Slope = (V₂ - V₁)/(T₂ - T₁)) from these results.

Subsequently, obtain temperatures by substituting the slope into the formula for the temperature characteristic (T = (V_s - V₁)/Slope + T₁).

If you are using the temperature slope given in Table 45.53 of section 45, Electrical Characteristics, use the 12-bit A/D converter unit 2 to measure the voltage V₁ output by the temperature sensor at temperature T₁, and then calculate the temperature characteristic by using the formula below.

However, this calibration gives less accurate temperatures than two-point calibration.

$$T = (V_s - V_1)/\text{Slope} + T_1$$

T: Measured temperature (°C)

V_s: Voltage output by the temperature sensor when the temperature is measured (V)

T₁: Sample temperature measurement at first point (°C)

V₁: Voltage output by the temperature sensor when T₁ is measured (V)

Slope: Temperature slope given in Table 45.53 ÷ 1000 (V/°C)

In this MCU, the TSCDR register stores the temperature value (CAL₁₂₈) of the temperature sensor measured under the condition of T_a = T_j = 128°C and AVCC2 = 5 V. By using this value as the sample measurement result at the first point, preparation before using the temperature sensor can be omitted.

If V₁ is calculated from CAL₁₂₈,

$$V_1 = 5 \times \text{CAL}_{128}/4096 \text{ [V]}$$

Using this, the measured temperature can be calculated according to the formula below.

$$T = (V_s - V_1) / \text{Slope} + 128 \text{ [}^\circ\text{C]}$$

T: Measured temperature ($^\circ\text{C}$)

V_s: Voltage output by the temperature sensor when the temperature is measured (V)

V₁: Voltage output by the temperature sensor when T_a = T_j = 128 $^\circ\text{C}$ and AVCC2 = 5 V (V)

Slope: Temperature slope given in Table 45.53 \div 1000 (V/ $^\circ\text{C}$)

Error in the measured temperature (the range of variation is 3σ) is shown in Figure 40.2.




Figure 40.2 Error in the Measured Temperature

40.3.2 Setting of 12-Bit A/D Converter Unit 2

For A/D conversion of temperature sensor output voltages, 12-bit A/D converter unit 2 registers should be set as follows.

- **Selecting the Temperature Sensor Voltage as a Source for A/D Conversion**
Select the temperature sensor voltage as a source for A/D conversion by setting the temperature sensor output A/D conversion select bit in the A/D conversion extended input control register (TSSA or TSSB in the ADEXICR register, or ADGCEXCR.TSSC) to 1.
- **Setting Scan Mode**
Select scan mode by setting the scan mode select bits in the A/D control register (ADCSR.ADCS[1:0]). Set the bits to the single scan mode or the group scan mode.
- **Setting Addition/Average Mode**
For A/D conversion of the temperature sensor output, additional or average mode is selectable. To use either additional or average mode, set the temperature sensor output A/D converted value addition mode select bit in the A/D conversion extended input control register (ADEXICR.TSSAD) to 1, and the addition count select bits in the A/D converted value addition count select register (ADADC.ADC[1:0]) to the desired number of addition. Furthermore, clear the AVEE bit in ADADC to 0 to select addition mode; set the AVEE bit in ADADC to 1 to select average mode. In average mode, however, the ADC[1:0] bits in ADADC should not be set to 10b.
- **Setting the Sampling Time of the 12-bit A/D converter Unit 2**
The sampling time of the 12-bit A/D converter can be changed at converting the output from the temperature sensor. The initial sampling time is 27 cycles of ADCLK. To change the setting of sampling time from 27 cycles of ADCLK, set the A/D sampling state register T (ADSSTRT) while the ADCSR.ADST bit is 0. Refer to section 38.2.19, A/D Sampling State Register n (ADSSTRn) (n = 0 to 11, L, T, O) for the setting range of the sampling time. Set the sampling time to satisfy the specifications described in section 45, Electrical Characteristics.

Setting the A/D conversion start bit in the A/D control register (ADCSR.ADST) to 1 starts A/D conversion, and the result is stored in the A/D temperature sensor data register (ADTSDR). If you will be using A/D conversion of the output from the temperature sensor, do so in accord with section 40.3.3, Procedure for Using the Temperature Sensor.

40.3.3 Procedure for Using the Temperature Sensor

Figure 40.3 shows the procedure for using the temperature sensor.




Figure 40.3 Procedure for Using the Temperature Sensor

40.3.4 Timing of A/D Conversion of Temperature Sensor Output

Figure 40.4 shows the timing from the start of temperature-sensor operation until the completion of A/D conversion when only the output from the temperature sensor is to be A/D converted and conversion is in single-scan mode. The times shown in the figure are described in Table 40.2.

When setting the ADST bit to 1 to perform the A/D conversion of the temperature sensor, auto-discharge is performed before sampling. The A/D conversion time of the temperature sensor includes the time for the auto discharge.




Figure 40.4 Timing from the Start of Temperature-Sensor Operation until Completion of A/D Conversion

Table 40.2 Time until Completion of A/D Conversion after the Start of Temperature-Sensor Operation

Item	Symbol	Time
Temperature-sensor output stabilization wait time	tOSTBL	200 μs (min)
Auto discharge time	tADIS	15 × tC(ADCLK)
12-bit A/D converter unit 2 input sampling time	tSPL	ADSSTRT setting × tC(ADCLK)
A/D conversion time	tCONV	Refer to Table 38.25, Times for Conversion During Scanning (in Numbers of Cycles of ADCLK and PCLKB) in section 38.3.8, Analog Input Sampling Time and Scan Conversion Time.
Scan conversion end delay time	tED	Refer to Table 38.25, Times for Conversion During Scanning (in Numbers of Cycles of ADCLK and PCLKB) in section 38.3.8, Analog Input Sampling Time and Scan Conversion Time.

40.4 Usage Note

40.4.1 Activating the Temperature Sensor

The temperature sensor is controlled by the registers in the 12-bit A/D converter unit 2 (S12AD2). To activate the temperature sensor, set any of TSSA or TSSB bit in the ADEXICR register, or ADGCEXCR.TSSC bit to 1 after releasing the S12AD2 from the module stop state. For details, refer to section 38, 12-Bit A/D Converter (S12ADH).

41. Comparator C (CMPC)

41.1 Overview

Comparator C compares a reference input voltage to an analog input voltage.

The comparison result can be read by software and output externally, and an interrupt request can be generated upon any changes to the comparison result.

The reference input voltage of comparator C can be selected from the input from the CVREFC0 or CVREFC1 pin, or the output from the on-chip D/A converter 0 or the on-chip D/A converter 1.

There are four analog inputs, one of which is to be selected.

Table 41.1 lists the specification of comparator C, Figure 41.1 shows a block diagram of comparator C, Table 41.2 shows a comparator C pin configuration, Table 41.3 shows the analog input pin connections for comparator C, and

Table 41.4 shows the reference input voltage pin connections for comparator C.

In this section, “PCLK” is used to refer to PCLKB.

Table 41.1 Comparator C Specifications

Item	Specification
Number of channels	Six (comparator C0 to comparator C5)
Analog input voltages	Input voltage from the CMPCn pin (n = channel number; m = 0 to 3)
Reference input voltage	Input voltage from the CVREFC0 or CVREFC1 pin, or output voltage from on-chip D/A converter 0 or on-chip D/A converter 1
Comparison result	The comparison result can be output externally.
Digital filter function	<ul style="list-style-type: none"> • One of three sampling periods can be selected. • The filter function can also be disabled. • A noise-filtered signal can be used to generate the interrupt request output, event output to the ELC, and POE source output*1, and the signal can be used to read the comparison result via registers.
Interrupt request	<ul style="list-style-type: none"> • An interrupt request is generated upon detecting a valid edge of the comparison result. • A valid edge can be selected from a rising or a falling edge or both edges.
Low power consumption function	Module stop state can be set.

Note 1. The POE only uses the level detection signal, and the POEG uses the level detection and edge detection signals.




Figure 41.1 Block Diagram of Comparator C

Table 41.2 Comparator C Pin Configuration

Pin Name	I/O	Function
CMPC00, CMPC01, CMPC02, CMPC03	Input	Comparator C0 analog input pins
CMPC10, CMPC11, CMPC12, CMPC13	Input	Comparator C1 analog input pins
CMPC20, CMPC21, CMPC22, CMPC23	Input	Comparator C2 analog input pins
CMPC30, CMPC31, CMPC32, CMPC33	Input	Comparator C3 analog input pins
CMPC40, CMPC41, CMPC42, CMPC43	Input	Comparator C4 analog input pins
CMPC50, CMPC51, CMPC52, CMPC53	Input	Comparator C5 analog input pins
CVREFC0	Input	Reference input voltage pin 0
CVREFC1	Input	Reference input voltage pin 1
COMP0	Output	Comparator C0 comparison result output pin
COMP1	Output	Comparator C1 comparison result output pin
COMP2	Output	Comparator C2 comparison result output pin
COMP3	Output	Comparator C3 comparison result output pin
COMP4	Output	Comparator C4 comparison result output pin
COMP5	Output	Comparator C5 comparison result output pin

Table 41.3 Analog Input Pin Connections for Comparator C

Analog Input Pin	Connection
CMPC00	AN000 pin
CMPC01	Programmable gain amplifier output for AN000 pin
CMPC02	AN200 pin
CMPC03	AN206 pin
CMPC10	AN001 pin
CMPC11	Programmable gain amplifier output for AN001 pin
CMPC12	AN201 pin
CMPC13	AN207 pin
CMPC20	AN002 pin
CMPC21	Programmable gain amplifier output for AN002 pin
CMPC22	AN202 pin
CMPC23	AN209 pin
CMPC30	AN100 pin
CMPC31	Programmable gain amplifier output for AN100 pin
CMPC32	AN203 pin
CMPC33	AN210 pin
CMPC40	AN101 pin
CMPC41	Programmable gain amplifier output for AN101 pin
CMPC42	AN204 pin
CMPC43	AN208 pin
CMPC50	AN102 pin
CMPC51	Programmable gain amplifier output for AN102 pin
CMPC52	AN205 pin
CMPC53	AN211 pin

Table 41.4 Reference Input Voltage Pin Connection for Comparator C

Reference Input Voltage	Connection
CVREFC0	AN006 pin
CVREFC1	AN106 pin

41.2 Register Descriptions

41.2.1 Comparator Control Register (CMPCTL)

Address(es): CMPC0.CMPCTL 000A 0C80h, CMPC1.CMPCTL 000A 0CA0h, CMPC2.CMPCTL 000A 0CC0h, CMPC3.CMPCTL 000A 0CE0h, CMPC4.CMPCTL 000A 0D00h, CMPC5.CMPCTL 000A 0D20h

b7	b6	b5	b4	b3	b2	b1	b0
HCMP ON	CDFS[1:0]		CEG[1:0]		—	COE	CINV

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	CINV	Comparator Output Polarity Select*1, *4	0: Comparator output not inverted 1: Comparator output inverted	R/W
b1	COE	Comparator Output Enable	0: Comparator output disabled (the output signal is fixed to 0) 1: Comparator output enabled	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4, b3	CEG[1:0]	Comparator Edge Interrupt Detection Select	b4 b3 0 0: Interrupt request is not generated. 0 1: Rising edge 1 0: Falling edge 1 1: Both edges	R/W
b6, b5	CDFS[1:0]	Noise Filter Sampling Select*1, *2, *4	b6 b5 0 0: Noise filter not used 0 1: Sampling frequency is PCLK/8. 1 0: Sampling frequency is PCLK/16. 1 1: Sampling frequency is PCLK/32.	R/W
b7	HCMPON	Comparator Operation Enable*3	0: Operation stopped (the output signal is fixed to 0) 1: Operation enabled (input to the comparator pins is enabled)	R/W

Note: Set this register before setting registers in the ELC when using event output.

Note: Set this register before setting registers in the POE when using comparator output as a POE source.

Note 1. Rewrite the CDFS[1:0] and CINV bits only after disabling the comparator output (COE bit = 0).

Note 2. If the CDFS[1:0] bits are changed from 00b (noise filter not used) to a value other than 00b (noise filter used), allow four sampling times to elapse until the filter output is updated, and then use the CMPCn interrupt request output, an event output, and a POE source output.

Note 3. The operation stabilization wait time is required after enabling comparator operation (HCMPON bit = 1). As for the value, refer to section 45, Electrical Characteristics.

Note 4. Rewriting the CINV bit or CDFS[1:0] bits may generate a CMPCn interrupt request, event output, and POE source. Before changing these bits, set the registers in the ELC so that the comparator output is not linked and set the registers in the POE/POEG so that comparator output is not used for output disabling control. After changing these bits, also set the corresponding interrupt status flag (IR) in the interrupt request register, the POE comparator channel n output detection flag (n = 0 to 5), and the GPTW or CMPC output stop request detection flag in the POEG to 0.

CEG[1:0] Bits (Comparator Edge Interrupt Detection Select)

These bits select which edge of comparator output signal is used to generate an interrupt request.

The valid edge is set for the signal after the comparator polarity is selected by the CINV bit and the filter is selected by CDFS[1:0] bits.

41.2.2 Comparator Input Select Register (CMPSEL0)

Address(es): CMPC0.CMPSEL0 000A 0C84h, CMPC1.CMPSEL0 000A 0CA4h, CMPC2.CMPSEL0 000A 0CC4h, CMPC3.CMPSEL0 000A 0CE4h, CMPC4.CMPSEL0 000A 0D04h, CMPC5.CMPSEL0 000A 0D24h



Bit	Symbol	Bit Name	Description	R/W																																																																								
b3 to b0	CMPSEL[3:0]	Comparator Input Select*1, *2, *3	<ul style="list-style-type: none"> • Comparator C0 <table border="0" style="margin-left: 20px;"> <tr><td style="text-align: right;">b3</td><td>b0</td></tr> <tr><td>0 0 0 0:</td><td>No input</td></tr> <tr><td>0 0 0 1:</td><td>CMPC00 selected</td></tr> <tr><td>0 0 1 0:</td><td>CMPC01 selected</td></tr> <tr><td>0 1 0 0:</td><td>CMPC02 selected</td></tr> <tr><td>1 0 0 0:</td><td>CMPC03 selected</td></tr> </table> Settings other than above are prohibited. • Comparator C1 <table border="0" style="margin-left: 20px;"> <tr><td style="text-align: right;">b3</td><td>b0</td></tr> <tr><td>0 0 0 0:</td><td>No input</td></tr> <tr><td>0 0 0 1:</td><td>CMPC10 selected</td></tr> <tr><td>0 0 1 0:</td><td>CMPC11 selected</td></tr> <tr><td>0 1 0 0:</td><td>CMPC12 selected</td></tr> <tr><td>1 0 0 0:</td><td>CMPC13 selected</td></tr> </table> Settings other than above are prohibited. • Comparator C2 <table border="0" style="margin-left: 20px;"> <tr><td style="text-align: right;">b3</td><td>b0</td></tr> <tr><td>0 0 0 0:</td><td>No input</td></tr> <tr><td>0 0 0 1:</td><td>CMPC20 selected</td></tr> <tr><td>0 0 1 0:</td><td>CMPC21 selected</td></tr> <tr><td>0 1 0 0:</td><td>CMPC22 selected</td></tr> <tr><td>1 0 0 0:</td><td>CMPC23 selected</td></tr> </table> Settings other than above are prohibited. • Comparator C3 <table border="0" style="margin-left: 20px;"> <tr><td style="text-align: right;">b3</td><td>b0</td></tr> <tr><td>0 0 0 0:</td><td>No input</td></tr> <tr><td>0 0 0 1:</td><td>CMPC30 selected</td></tr> <tr><td>0 0 1 0:</td><td>CMPC31 selected</td></tr> <tr><td>0 1 0 0:</td><td>CMPC32 selected</td></tr> <tr><td>1 0 0 0:</td><td>CMPC33 selected</td></tr> </table> Settings other than above are prohibited. • Comparator C4 <table border="0" style="margin-left: 20px;"> <tr><td style="text-align: right;">b3</td><td>b0</td></tr> <tr><td>0 0 0 0:</td><td>No input</td></tr> <tr><td>0 0 0 1:</td><td>CMPC40 selected</td></tr> <tr><td>0 0 1 0:</td><td>CMPC41 selected</td></tr> <tr><td>0 1 0 0:</td><td>CMPC42 selected</td></tr> <tr><td>1 0 0 0:</td><td>CMPC43 selected</td></tr> </table> Settings other than above are prohibited. • Comparator C5 <table border="0" style="margin-left: 20px;"> <tr><td style="text-align: right;">b3</td><td>b0</td></tr> <tr><td>0 0 0 0:</td><td>No input</td></tr> <tr><td>0 0 0 1:</td><td>CMPC50 selected</td></tr> <tr><td>0 0 1 0:</td><td>CMPC51 selected</td></tr> <tr><td>0 1 0 0:</td><td>CMPC52 selected</td></tr> <tr><td>1 0 0 0:</td><td>CMPC53 selected</td></tr> </table> Settings other than above are prohibited. 	b3	b0	0 0 0 0:	No input	0 0 0 1:	CMPC00 selected	0 0 1 0:	CMPC01 selected	0 1 0 0:	CMPC02 selected	1 0 0 0:	CMPC03 selected	b3	b0	0 0 0 0:	No input	0 0 0 1:	CMPC10 selected	0 0 1 0:	CMPC11 selected	0 1 0 0:	CMPC12 selected	1 0 0 0:	CMPC13 selected	b3	b0	0 0 0 0:	No input	0 0 0 1:	CMPC20 selected	0 0 1 0:	CMPC21 selected	0 1 0 0:	CMPC22 selected	1 0 0 0:	CMPC23 selected	b3	b0	0 0 0 0:	No input	0 0 0 1:	CMPC30 selected	0 0 1 0:	CMPC31 selected	0 1 0 0:	CMPC32 selected	1 0 0 0:	CMPC33 selected	b3	b0	0 0 0 0:	No input	0 0 0 1:	CMPC40 selected	0 0 1 0:	CMPC41 selected	0 1 0 0:	CMPC42 selected	1 0 0 0:	CMPC43 selected	b3	b0	0 0 0 0:	No input	0 0 0 1:	CMPC50 selected	0 0 1 0:	CMPC51 selected	0 1 0 0:	CMPC52 selected	1 0 0 0:	CMPC53 selected	R/W
b3	b0																																																																											
0 0 0 0:	No input																																																																											
0 0 0 1:	CMPC00 selected																																																																											
0 0 1 0:	CMPC01 selected																																																																											
0 1 0 0:	CMPC02 selected																																																																											
1 0 0 0:	CMPC03 selected																																																																											
b3	b0																																																																											
0 0 0 0:	No input																																																																											
0 0 0 1:	CMPC10 selected																																																																											
0 0 1 0:	CMPC11 selected																																																																											
0 1 0 0:	CMPC12 selected																																																																											
1 0 0 0:	CMPC13 selected																																																																											
b3	b0																																																																											
0 0 0 0:	No input																																																																											
0 0 0 1:	CMPC20 selected																																																																											
0 0 1 0:	CMPC21 selected																																																																											
0 1 0 0:	CMPC22 selected																																																																											
1 0 0 0:	CMPC23 selected																																																																											
b3	b0																																																																											
0 0 0 0:	No input																																																																											
0 0 0 1:	CMPC30 selected																																																																											
0 0 1 0:	CMPC31 selected																																																																											
0 1 0 0:	CMPC32 selected																																																																											
1 0 0 0:	CMPC33 selected																																																																											
b3	b0																																																																											
0 0 0 0:	No input																																																																											
0 0 0 1:	CMPC40 selected																																																																											
0 0 1 0:	CMPC41 selected																																																																											
0 1 0 0:	CMPC42 selected																																																																											
1 0 0 0:	CMPC43 selected																																																																											
b3	b0																																																																											
0 0 0 0:	No input																																																																											
0 0 0 1:	CMPC50 selected																																																																											
0 0 1 0:	CMPC51 selected																																																																											
0 1 0 0:	CMPC52 selected																																																																											
1 0 0 0:	CMPC53 selected																																																																											
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W																																																																								

Note 1. Rewrite the CMPSEL[3:0] bits in the following procedure. Writing a value other than 0000b while the value of these bits is not

0000b is invalid. Writing 1 to two or more bits is also invalid. In both cases, the previous value is retained.


- (1) Set the CMPCTL.COE bit to 0.
- (2) Set the CMPSEL[3:0] bits to 0000b.
- (3) Set a new value to the CMPSEL[3:0] bits (with 1 set in only one of the bits).
- (4) Wait for the stabilization time for input selection. As for the value, refer to section 45, Electrical Characteristics.
- (5) Set the CMPCTL.COE bit to 1.
- (6) Set the corresponding interrupt status flag (IR) in the interrupt request register to 0.
- (7) Set the GPTW or CMPC output stop request detection flag (POEGGj.IOCF (j = A to D)) in the corresponding POEG to 0.

Note 2. When using the event output, note that writing to these bits after the corresponding register in the ELC is set may trigger the output of an event signal.

Note 3. If COMPn level detection signal is used as a POE source, note that write access to these bits after the setting of any register in the POE may generate a POE source.

41.2.3 Comparator Reference Voltage Select Register (CMPSEL1)

Address(es): CMPC0.CMPSEL1 000A 0C88h, CMPC1.CMPSEL1 000A 0CA8h, CMPC2.CMPSEL1 000A 0CC8h, CMPC3.CMPSEL1 000A 0CE8h, CMPC4.CMPSEL1 000A 0D08h, CMPC5.CMPSEL1 000A 0D28h



Bit	Symbol	Bit Name	Description	R/W												
b3 to b0	CVRS[3:0]	Reference Input Voltage Select*1, *2, *3, *4	<table border="0" style="font-size: small;"> <tr> <td style="text-align: right;">b3</td> <td style="text-align: left;">b0</td> </tr> <tr> <td>0 0 0 0:</td> <td>No input</td> </tr> <tr> <td>0 0 0 1:</td> <td>On-chip D/A converter 1 output voltage selected as reference input voltage</td> </tr> <tr> <td>0 0 1 0:</td> <td>On-chip D/A converter 0 output voltage selected as reference input voltage</td> </tr> <tr> <td>0 1 0 0:</td> <td>Input voltage to the CVREFC1 pin selected as reference input voltage</td> </tr> <tr> <td>1 0 0 0:</td> <td>Input voltage to the CVREFC0 pin selected as reference input voltage</td> </tr> </table> Settings other than above are prohibited.	b3	b0	0 0 0 0:	No input	0 0 0 1:	On-chip D/A converter 1 output voltage selected as reference input voltage	0 0 1 0:	On-chip D/A converter 0 output voltage selected as reference input voltage	0 1 0 0:	Input voltage to the CVREFC1 pin selected as reference input voltage	1 0 0 0:	Input voltage to the CVREFC0 pin selected as reference input voltage	R/W
b3	b0															
0 0 0 0:	No input															
0 0 0 1:	On-chip D/A converter 1 output voltage selected as reference input voltage															
0 0 1 0:	On-chip D/A converter 0 output voltage selected as reference input voltage															
0 1 0 0:	Input voltage to the CVREFC1 pin selected as reference input voltage															
1 0 0 0:	Input voltage to the CVREFC0 pin selected as reference input voltage															
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W												

Note 1. When the on-chip D/A converter output voltage is used, set the D/A converter for generating comparator C reference voltage before enabling comparator operation (CMPCTL.HCMPON bit = 1). For details on setting the D/A converter, refer to section 39, 12-Bit D/A Converter (R12DAb).

Note 2. Rewrite the CVRS[3:0] bits in the following procedure. Be sure to set the CVRS[3:0] bits to 0000b before changing the set value. Direct rewriting from 0001b to 0010b or 0010b to 0001b, for example, will be ignored even if it is tried.


- (1) Set the CMPCTL.COE bit to 0.
- (2) Set the CVRS[3:0] bits to 0000b.
- (3) Set a new value to the CVRS[3:0] bits (with 1 set in only one of the bits).
- (4) Wait for the stabilization time for input selection. As for the value, refer to section 45, Electrical Characteristics.
- (5) Set the CMPCTL.COE bit to 1.
- (6) Set the corresponding interrupt status flag (IR) in the interrupt request register to 0.
- (7) Set the GPTW or CMPC output stop request detection flag (POEGGj.IOCF (j = A to D)) in the corresponding POEG to 0.

Note 3. When using the event output, note that writing to these bits after the corresponding register in the ELC is set may trigger the output of an event signal.

Note 4. If COMPn level detection signal is used as a POE source, note that write access to these bits after the setting of any register in the POE may generate a POE source.

41.2.4 Comparator Output Monitor Register (CMPMON)

Address(es): CMPC0.CMPMON 000A 0C8Ch, CMPC1.CMPMON 000A 0CACH, CMPC2.CMPMON 000A 0CCCh, CMPC3.CMPMON 000A 0CECh, CMPC4.CMPMON 000A 0D0Ch, CMPC5.CMPMON 000A 0D2Ch




Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPMON0	Comparator Output Monitor Flag *1	0: Comparator output is 0. 1: Comparator output is 1.	R
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. When comparator operation is enabled (CMPCTL.HCMPON and COE bits are 1) while the noise filter is disabled (CMPCTL.CDFS[1:0] bits are 00b), read the CMPMON0 bit twice and use the value only when the results match.

41.2.5 Comparator External Output Enable Register (CMPIOC)

Address(es): CMPC0.CMPIOC 000A 0C90h, CMPC1.CMPIOC 000A 0CB0h, CMPC2.CMPIOC 000A 0CD0h, CMPC3.CMPIOC 000A 0CF0h, CMPC4.CMPIOC 000A 0D10h, CMPC5.CMPIOC 000A 0D30h



Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b0	CPOE	External Pin Output Enable	Comparison result by the comparator is output to an external pin. 0: Output to the comparator external pin is disabled (the output signal is fixed to low) 1: Output to the comparator external pin is enabled	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

41.3 Operation

41.3.1 Comparator Operation Example

Figure 41.2 shows an operation example of the comparator. The COMPn level detection signal (n = 0 to 5) becomes high when the analog input voltage is higher than the reference input voltage, and the COMPn level detection signal becomes low when the analog input voltage is lower than the reference input voltage (when the CMPCTL.CINV bit is 0). The COMPn level detection signal can also be used as event output signal. When the CPOE bit in the corresponding CMPIOC register is 1, the signal is output from the COMPn pin. Interrupt request and COMPn edge detection signal are output in response to changes in the comparator output.




Figure 41.2 Comparator Operation Example (n = 0 to 5)

41.3.2 Noise Filter

Comparator C contains a noise filter. The sampling clock can be selected by the CMPCTL.CDFS[1:0] bits. The comparator output signal is sampled every sampling clock, and if the same value is sampled three times, that value is determined as the noise filter output at the next sampling clock.

Figure 41.3 shows the configuration of the noise filter and edge detector and Figure 41.4 shows an example of the comparator noise filter and interrupt operation.




Figure 41.3 Noise Filter and Edge Detector Configuration (n = 0 to 5)




Figure 41.4 Noise Filter and Interrupt Operation Example

41.3.3 Interrupts

Comparator C generates an interrupt request upon detecting any changes in the comparison result.

When using the CMPCn interrupt, set at least one of bits CMPCTL.CEG[1:0] to 1 (to a value other than 00b (interrupt request is not generated)).

To use the CMPCn interrupt, use the following setting procedure. Note that steps (1), (2), and (3) can be set in any order.

- (1) When using the on-chip D/A converter output voltage as the reference input voltage, set the D/A converter for generating comparator C reference voltage and enable operation.
- (2) Set the CMPSEL0 or CMPSEL1 register to set the input of the comparator.
- (3) Set the CMPCTL.CINV and CDFS[1:0] bits to select inversion or non-inversion processing and the sampling timing of the noise filter.
- (4) Enable the edge for interrupt detection (set the CMPCTL.CEG[1:0] bits to a value other than 00b).
- (5) Enable input of the comparator (set the CMPCTL.HCMPON bit to 1) and wait for the time until the comparator operation is stabilized. As for the value, refer to section 45, Electrical Characteristics.
- (6) Enable output of the comparator (set the CMPCTL.COE bit to 1).

41.3.4 Comparator Pin Output

The comparison results can be output to the COMPn pins (n = 0 to 5). The CMPCTL.CINV bit can be used to set the output polarity (non-inverted output or inverted output), and the CMPIOC.CPOE bit can be used to enable or disable the output.

To output the comparison result to the external pin COMPn, use the following setting procedure. Note that the ports are set to input after reset.

- (1) Execute steps (1) to (3) and steps (5) and (6) shown in section 41.3.3, Interrupts.
- (2) Output the comparison result by the comparator to an external pin (set the CMPIOC.CPOE bit to 1).
- (3) Set the port mode register and the pin function control register corresponding to each comparator output pin.

41.3.5 Comparator Setting Flowchart

Figure 41.5 shows the flowchart for setting the comparator-related registers.




Figure 41.5 Comparator Operation Setting Flowchart (n = 0 to 5)




Figure 41.6 Comparator Operation Termination Flowchart

41.4 Usage Notes

41.4.1 Module Stop Function Setting

Operation of comparator C can be disabled or enabled using module stop control register B (MSTPCRB). After the reset, comparator C is halted. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

41.4.2 Comparator C Operation in Module Stop State

When the module stop state is entered while comparator C is operating, analog circuits in the comparator C is not stopped and the analog power supply current is the same as that when comparator C is being used. If the analog power supply current needs to be reduced in the module stop state, set the CMPCTL.HCMPON bit to 0 to stop comparator C.

41.4.3 Comparator C Operation in Software Standby Mode

When software standby mode is entered while comparator C is operating, analog circuits in the comparator C is not stopped and the analog power supply current is the same as that when comparator C is being used. If the analog power supply current needs to be reduced in software standby mode, set the CMPCTL.HCMPON bit to 0 to stop comparator C.

41.4.4 Comparator Operation while the 12-Bit A/D Converter is in the Module-Stop State

The same module stop signal controls the programmable gain amplifiers (PGAs) and the 12-bit A/D converter. The comparison of PGA output for the following pins is not possible while the 12-bit A/D converter is in the module stop state.

- PGA output for AN000 pin
- PGA output for AN001 pin
- PGA output for AN002 pin
- PGA output for AN100 pin
- PGA output for AN101 pin
- PGA output for AN102 pin

The comparison for the following analog input pins is not possible when the 12-bit A/D converter is in the module-stop state.

- AN000 pin
- AN001 pin
- AN002 pin
- AN100 pin
- AN101 pin
- AN102 pin

41.4.5 Setting the D/A Converter

Set the D/A converter, set the output to the comparator C using the D/A destination select register (DADSELR), and wait for the D/A converter output settling time. Similarly, before making any changes to the settings of the D/A converter stop the comparator temporarily, and after the changes are made, wait for the D/A converter output settling time before enabling the comparator.

42. Data Operation Circuit (DOC)

42.1 Overview

The data operation circuit (DOC) is used to compare, add, or subtract 16-bit values.

Table 42.1 lists the specifications of the DOC and Figure 42.1 is a block diagram of the DOC.

An interrupt can be generated if the result of 16-bit comparison meets one of the set interrupt conditions.

Table 42.1 DOC Specifications

Item	Description
Data operation function	16-bit data comparison, addition, and subtraction
Lower power consumption function	The DOC can be placed in a module-stop state.
Interrupts	<ul style="list-style-type: none"> The result of data comparison meets the detection condition. The result of data addition is greater than FFFFh, which is an overflow. The result of data subtraction is less than 0000h, which is an underflow.
Event link function (output)	<ul style="list-style-type: none"> The result of data comparison meets the detection condition. The result of data addition is greater than FFFFh, which is an overflow. The result of data subtraction is less than 0000h, which is an underflow.





Figure 42.1 DOC Block Diagram

42.2 Register Descriptions

42.2.1 DOC Control Register (DOCR)

Address(es): DOC.DOCR 0008 B080h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	OMS[1:0]	Operating Mode Select	b1 b0 0 0: Data comparison mode 0 1: Data addition mode 1 0: Data subtraction mode 1 1: Setting prohibited	R/W
b2	DCSEL	Detection Condition Select*1	0: 'Not equal to' is to be detected. 1: 'Equal to' is to be detected.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4	DOPCIE	Data Operation Circuit Interrupt Enable	0: Interrupt disabled 1: Interrupt enabled	R/W
b5	DOPCF	Data Operation Result Flag	Indicates the result of an operation.	R
b6	DOPCFCL	Data Operation Result Clear	0: Retain the value of the DOPCF flag. 1: Clears the DOPCF flag.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Note 1. Valid only when data comparison mode is selected.

The DOCR register specifies the operation of DOC, or enabling or disabling of the interrupt.

OMS[1:0] Bits (Operating Mode Select)

These bits select the operating mode of the DOC.

DCSEL Bit (Detection Condition Select)

This bit is valid only when data comparison mode is selected.

This bit selects the condition for detection in data comparison mode.

DOPCIE Bit (Data Operation Circuit Interrupt Enable)

Setting this bit to 1 enables interrupts from the DOC.

DOPCF Flag (Data Operation Result Flag)

[Setting conditions]

- The condition selected by the DCSEL bit is met
- A result of data addition is greater than FFFFh
- A result of data subtraction is less than 0000h

[Clearing condition]

- Writing 1 to the DOPCFCL bit


DOPCFCL Bit (Data Operation Result Clear)

Writing 1 to this bit clears the DOPCF flag.

This bit is read as 0.

42.2.2 DOC Data Input Register (DODIR)


Address(es): DOC.DODIR 0008 B082h



The DODIR register is a readable and writable register that holds values for use in operations.

42.2.3 DOC Data Setting Register (DODSR)

Address(es): DOC.DODSR 0008 B084h



The DODSR register is a readable and writable register that holds values for use in comparison or the results of other operations.

In data comparison mode, store the standard value for use in comparison in this register.

In data addition or data subtraction mode, this register holds the results of operations.

42.3 Operation

42.3.1 Data Comparison Mode

Figure 42.2 shows an example of the steps involved in data comparison mode operation by the DOC.

An example of operation when DCSEL is set to 0 ('not equal to' is to be detected as the result of data comparison) is shown below.

- (1) Writing 00b to the DOCR.OMS[1:0] bits places the DOC in the data comparison mode.
- (2) Specify the standard value for comparison in the DODSR register.
- (3) Write the value for comparison in the DODIR register.
- (4) Write all values for use in comparison to the DODIR register.
- (5) If the value written to the DODIR register is not equal to the value set in the DODSR register, the DOCR.DOPCF flag becomes 1. If the DOCR.DOPCIE bit is 1, a data operation circuit interrupt is also issued.




Figure 42.2 Example of Operation in Data Comparison Mode

42.3.2 Data Addition Mode

Figure 42.3 shows an example of the steps involved in data addition mode operation by the DOC.

- (1) Writing 01b to the DOCR.OMS[1:0] bits selects data addition mode.
- (2) Set the initial value in the DODSR register.
- (3) Write the value for addition in the DODIR register. The result of the operation is stored in DODSR.
- (4) Write all values for use in addition to the DODIR register.
- (5) If the result of the operation is greater than FFFFh, the DOCR.DOPCF flag becomes 1. If the DOCR.DOPCIE bit is 1, a data operation circuit interrupt is also issued.




Figure 42.3 Example of Operation in Data Addition Mode

42.3.3 Data Subtraction Mode

Figure 42.4 shows an example of the steps involved in data subtraction mode operation by the DOC.

- (1) Writing 10b to the DOCR.OMS[1:0] bits selects data subtraction mode.
- (2) Set the initial value in the DODSR register.
- (3) Write the value for subtraction in the DODIR register. The result of the operation is stored in DODSR.
- (4) Write all values for use in subtraction to the DODIR register.
- (5) If the result of the operation is less than 0000h, the DOCR.DOPCF flag becomes 1. If the DOCR.DOPCIE bit is 1, a data operation circuit interrupt is also issued.




Figure 42.4 Example of Operation in Data Subtraction Mode

42.4 Interrupt Requests

The data operation circuit interrupt (DOPCI) is the interrupt request generated by the DOC. The DOCR.DOPCF flag becomes 1 when the interrupt source condition is satisfied.

Table 42.2 lists the details of the interrupt request.

Table 42.2 Interrupt Request from DOC

Interrupt Request	Data Operation Result Flag	Interrupt Generation Timing
Data operation circuit interrupt (DOPCI)	DOPCF	<ul style="list-style-type: none"> • The result of data comparison meets the detection condition. • The result of data addition is greater than FFFFh. • The result of data subtraction is less than 0000h.

42.5 Event Link Output

The DOC outputs event signals for the event link controller (ELC) under the following conditions, and these can be used to initiate operations by other modules selected in advance.

- The result of data comparison meets the detection condition.
- The result of data addition is greater than FFFFh.
- The result of data subtraction is less than 0000h.

42.5.1 Interrupt Handling and Event Linking

The DOC has a bit to enable or disable interrupts. When an interrupt source condition is satisfied while the interrupt is enabled, the interrupt request signal is issued to the CPU.

In contrast, an event link output signal is sent to other modules as an event signal via the ELC when an interrupt source is generated, regardless of the setting of the corresponding interrupt enable bit.

42.6 Usage Note

42.6.1 Module Stop Function Setting

Operation of the DOC can be enabled or disabled by setting the MSTPB6 bit in module stop control register B (MSTPCRB). The DOC is initially disabled after a reset. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

43. RAM

This MCU has a 128-Kbyte high-speed static RAM (without ECC error correction) and a 16-Kbyte high-speed static RAM with ECC error correction.

43.1 Overview

Table 43.1 lists the specifications of the RAM.

Table 43.1 Specifications of RAM

Item	Without ECC Error Correction (RAM)	With ECC Error Correction (ECCRAM)
Capacity	64 Kbytes 128 Kbytes	16 Kbytes
Address	<ul style="list-style-type: none"> RAM capacity: 64 Kbytes 0000 0000h to 0000 FFFFh RAM capacity: 128 Kbytes 0000 0000h to 0001 FFFFh 	00FF C000h to 00FF FFFFh
Memory bus	Memory bus 1	Memory bus 3
Access	<ul style="list-style-type: none"> Single-cycle access is possible for both reading and writing.*1 Enabling or disabling of the RAM is selectable.*2 	<ul style="list-style-type: none"> Enabling or disabling of the ECC function is selectable.*3 [When MEMWAIT is set to 0] The ECC function is disabled: Access takes two cycles whether for reading or writing.*1 The ECC function is enabled (when no error has occurred): Access takes two cycles whether for reading or writing.*1 The ECC function is enabled (when an error has occurred): Access takes three cycles whether for reading or writing.*1 [When MEMWAIT is set to 1]*4 The ECC function is disabled: Access takes three cycles whether for reading or writing.*1 The ECC function is enabled (when no error has occurred): Reading takes three cycles and writing takes four cycles.*1 The ECC function is enabled (when an error has occurred): Access takes five cycles whether for reading or writing.*1
Data retention function	Not available in deep software standby mode	
Low power consumption function	Transition to the module stop state is separately possible for the RAM and ECCRAM.	
Error checking	<ul style="list-style-type: none"> Detection of 1-bit errors A non-maskable interrupt or interrupt is generated in response to an error. 	<ul style="list-style-type: none"> ECC Error Correction Correction of 1-bit errors and detection of 2-bit errors A non-maskable interrupt or interrupt is generated in response to an error.

Note 1. When accessing across the 8-byte boundary, the number of cycles is doubled.

Note 2. Selectable by the RAME bit in SYSCR1. For details on SYSCR1, see section 3.2.4, System Control Register 1 (SYSCR1).


Note 3. Enabling and disabling of the ECCRAM can be selected through the setting of the SYSCR1.ECCRAM bit. For details on SYSCR1, see section 3.2.4, System Control Register 1 (SYSCR1).

Note 4. If the frequency of ICLK is above 120 MHz, the setting of the MEMWAIT register must be changed. For details, see section 9.2.2, Memory Wait Cycle Setting Register (MEMWAIT).

43.2 Register Descriptions

43.2.1 ECCRAM Operating Mode Control Register (ECCRAMMODE)

Address(es): RAM.ECCRAMMODE 0008 12C0h




Bit	Symbol	Bit Name	Description	R/W
b1, b0	RAMMOD[1:0]	RAM Operating Mode Select	b1 b0 0 0: ECCs are disabled. 0 1: Setting prohibited. 1 0: ECCs are enabled without error checking. 1 1: ECCs are enabled with error checking.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ECCRAMMODE register is write-protected by the ECCRAM protection register (ECCRAMPRCR). Before writing to the ECCRAMMODE register, set the corresponding bit in the ECCRAMPRCR register to 1 to enable writing to it. Be sure to read this register immediately after writing to it, and then compare the read and written values. If this operation is not performed, access to the ECCRAM is not guaranteed. Also, do not write to this register while accessing to the ECCRAM.

43.2.2 ECCRAM 2-Bit Error Status Register (ECCRAM2STS)

Address(es): RAM.ECCRAM2STS 0008 12C1h




Bit	Symbol	Bit Name	Description	R/W
b0	ECC2ERR	2-Bit ECC Error Status Flag	0: A 2-bit ECC error has not occurred. 1: A 2-bit ECC error has occurred.	R/(W)*1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the flag.

When the ECCRAMMODE.RAMMOD[1:0] bits are set to 11b, the ECC2ERR flag is set to 1 if a 2-bit error is found. The RAM error interrupt is also generated at this time. Writing of 0 to the ECC2ERR flag leads to clearing of the RAM error interrupt having the 2-bit ECC error as its source.

43.2.3 ECCRAM 1-Bit Error Information Update Enable Register (ECCRAM1STSEN)

Address(es): RAM.ECCRAM1STSEN 0008 12C2h



Bit	Symbol	Bit Name	Description	R/W
b0	ECC1STS EN	1-Bit ECC Error Information Update Enable	0: Disables updating of the 1-bit ECC error information. 1: Enables updating of the 1-bit ECC error information.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W


The ECCRAM1STSEN register enables or disables updating of the ECCRAM 1-bit error status register (ECCRAM1STS) in response to a 1-bit error in the ECCRAM.

The ECCRAMPRCR register can protect this register against writing. Accordingly, change the effective bit in the ECCRAMPRCR register to the enabled setting before attempting to write to the ECCRAM1STSEN register.

Always be sure to read this register immediately after writing to it, and then compare the read and written values. Do not attempt access to the ECCRAM during this process. Also, do not write to this register while accessing to the ECCRAM.

43.2.4 ECCRAM 1-Bit Error Status Register (ECCRAM1STS)

Address(es): RAM.ECCRAM1STS 0008 12C3h




Bit	Symbol	Bit Name	Description	R/W
b0	ECC1ERR	1-Bit ECC Error Status	0: A 1-bit ECC error has not occurred. 1: A 1-bit ECC error has occurred.	R/(W)*1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the bit.

When ECCs are enabled, error checking is selected, and updating of the 1-bit error information is enabled, the ECC1ERR bit is set to 1 if a 1-bit error is found. The RAM error interrupt is also generated at this time. Writing of 0 to the ECC1ERR bit leads to clearing of the RAM error interrupt having the 1-bit ECC error as its source.

43.2.5 ECCRAM Protection Register (ECCRAMPRCR)

Address(es): RAM.ECCRAMPRCR 0008 12C4h



Bit	Symbol	Bit Name	Description	R/W
b0	PRCR	ECCRAMMODE and ECCRAM1STSEN Registers Write Control	0: Disables writing to the ECCRAMMODE and ECCRAM1STSEN registers. 1: Enables writing to the ECCRAMMODE and ECCRAM1STSEN registers.	R/W
b7 to b1	KW[6:0]	Write Key Word	Enables or disables the rewriting of the ECCRAMPRCR register. When rewriting the ECCRAMPRCR register, write 1111000b to the KW[6:0] bits.	R/W


Writing 1 to the PRCR bit is possible when KW[6:0] = 1111000b.

Otherwise writing to PRCR clears the bit to 0. KW[6:0] is read as 0000000b.

The targets for write protection by the ECCRAMPRCR register are the ECCRAMMODE and ECCRAM1STSEN registers. Once the PRCR bit is set to 1, writing to ECCRAMMODE and ECCRAM1STSEN registers is enabled until the PRCR bit is cleared to 0. Clear the PRCR bit to 0 after writing to ECCRAMMODE and ECCRAM1STSEN registers.

43.2.6 ECCRAM 2-Bit Error Address Capture Register (ECCRAM2ECAD)

Address(es): RAM.ECCRAM2ECAD 0008 12C8h




Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0.	R
b14 to b3	ECC2EAD	2-Bit ECC Error Address	The address where a 2-bit ECC error was found is read.	R
b23 to b15	—	Reserved	These bits are read as 1.	R
b31 to b24	—	Reserved	These bits are read as 0.	R

When the ECCRAMMODE.RAMMOD[1:0] bits are set to 11b, this register will hold the address where a 2-bit ECC error was found. Specifically, the address of the 8-byte boundary below the location where the error was found is written to the ECC2EAD bits of this register at the same time as the ECCRAM2STS.ECC2ERR flag is set. The address is not updated whenever the ECC2ERR flag is set to 1 to indicate an error. Its value does not change if ECCs are disabled. The value is initialized by a reset, and this is the only condition that leads to clearing of the register.

43.2.7 ECCRAM 1-Bit Error Address Capture Register (ECCRAM1ECAD)

Address(es): RAM.ECCRAM1ECAD 0008 12CCh




Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0.	R
b14 to b3	ECC1EAD	1-Bit ECC Error Address	The address where a 1-bit ECC error was found is read.	R
b23 to b15	—	Reserved	These bits are read as 1.	R
b31 to b24	—	Reserved	These bits are read as 0.	R

When ECCs are enabled, error checking is selected, and updating of the 1-bit error information is enabled, this register will hold the address where a 1-bit error was found. Specifically, the address of the 8-byte boundary below the location where the error was found is written to the effective bits of this register at the same time as the ECCRAM1STS.ECC1ERR bit is set.

The address is not updated whenever the ECC1ERR bit is set to 1 to indicate an error. Its value does not change if ECCs are disabled. The value is initialized by a reset, and this is the only condition that leads to clearing of the register.

43.2.8 ECCRAM Protection Register 2 (ECCRAMPRCR2)

Address(es): RAM.ECCRAMPRCR2 0008 12D0h



Bit	Symbol	Bit Name	Description	R/W
b0	PRCR2	ECCRAMETST Register Write Control	0: Writing to ECCRAMETST is disabled. 1: Writing to ECCRAMETST is enabled.	R/W
b7 to b1	KW2[6:0]	Write Keyword	Enables or disables the rewriting of the ECCRAMPRCR2 register. When rewriting the ECCRAMPRCR2 register, write 1111000b to the KW2[6:0] bits.	R/W


When KW2[6:0] = 1111000b, writing 1 to the PRCR2 bit is enabled.

Otherwise writing to PRCR2 clears the bit to 0. The KW2[6:0] bits are read as 0000000b.

The target for write protection by the PRCR2 bit is the ECCRAM test control register (ECCRAMETST). Once the PRCR2 bit is set to 1, writing to the ECCRAMETST register is enabled until the PRCR2 bit is cleared to 0. After writing to the ECCRAMETST register, clear the PRCR2 bit to 0.

43.2.9 ECCRAM Test Control Register (ECCRAMETST)

Address(es): RAM.ECCRAMETST 0008 12D4h




Bit	Symbol	Bit Name	Description	R/W
b0	TSTBYP	ECC Bypass Select	0: ECC bypass is disabled. 1: ECC bypass is enabled.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The protection register 2 (ECCRAMPRCR2) protects this register against writing. Accordingly, change the effective bit in the ECCRAMPRCR2 register to the enabled setting before attempting to write to the ECCRAMETST register. Do not write to ECCRAMETST while access to ECCRAM is in progress.

Eight of the 72 bits of data in the ECCRAM are used for the ECC. When the TSTBYP bit is set to 1 to select bypassing of the ECC circuit, the 8 bits for the ECC become directly accessible. Setting the TSTBYP bit for bypassing of the ECC is only possible when the ECC is disabled by setting the ECCRAMMODE.RAMMOD[1:0] bit to 00b.

43.2.10 RAM Operating Mode Control Register (RAMMODE)

Address(es): RAM.RAMMODE 0008 1200h




Bit	Symbol	Bit Name	Description	R/W
b1, b0	RAMMODE E[1:0]	RAM Operating Mode Select	b1 b0 0 0: Parity checking is disabled. 0 1: Parity checking is enabled. Settings other than above are prohibited.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R

The RAMMODE register is write-protected by the RAM protection register (RAMPRCR). Before writing to the RAMMODE register, set the RAMPRCR.RAMPRCR bit to 1 to enable writing to it. Set the RAMMODE register before starting access to the RAM. If this register is modified after accessing to the RAM, RAM operation is not guaranteed.

43.2.11 RAM Error Status Register (RAMSTS)

Address(es): RAM.RAMSTS 0008 1201h



Bit	Symbol	Bit Name	Description	R/W
b0	RAMERR	RAM Error Status Flag	0: A parity check error has not occurred. 1: A parity check error has occurred.	R/(W)*1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R

Note 1. Only 0 can be written to clear the flag.

When parity checking is enabled, the RAMERR flag is set to 1 if a parity check error is detected. The RAM error interrupt request is also generated at this time.

When parity checking is disabled, the RAMERR flag is not set to 1 because no parity check error is detected. Writing 0 to the RAMERR flag clears the RAM error interrupt request corresponding to the parity check error.

43.2.12 RAM Error Address Capture Register (RAMECAD)

Address(es): RAM.RAMECAD 0008 1208h




Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0.	R
b18 to b3	READ	Error Address	The address where an error is found is read.	R
b31 to b19	—	Reserved	These bits are read as 0.	R

When parity checking is enabled, this register will hold the address where a parity check error was found. The address of the 8-byte boundary below the location where the error was found is stored in this register at the same time the RAMSTS.RAMERR flag is set to 1. The error address is not updated when the RAMERR flag is 1 (error has occurred). Its value does not change when parity checking is disabled because no parity check error is detected. The RAMECAD register is initialized only by a reset.

43.2.13 RAM Protection Register (RAMPRCR)

Address(es): RAM.RAMPRCR 0008 1204h



Bit	Symbol	Bit Name	Description	R/W
b0	RAMP R	RAMMODE Register Write Control	0: Disables writing to the RAMMODE register. 1: Enables writing to the RAMMODE register.	R/W
b7 to b1	KW[6:0]	Write Key Word	Enables or disables the rewriting of the RAMPRCR register. When rewriting the RAMPRCR register, write 1111000b to the KW[6:0] bits.	R/W

Writing 1 to the RAMPRCR bit is possible when KW[6:0] = 1111000b. Otherwise writing to RAMPRCR clears the bit to 0. The value of KW[6:0] is read as 0000000b.

The targets for write protection by the RAMPRCR register is the RAM operating mode control register (RAMMODE). Once the RAMPRCR bit is set to 1, writing to RAMMODE register is enabled until the RAMPRCR bit is cleared to 0. Clear the RAMPRCR bit to 0 after writing to RAMMODE register.

43.3 Operation

43.3.1 Low Power Consumption Function

Power consumption can be reduced by setting module stop control register C (MSTPCRC) to stop supply of the clock signal to RAM and ECCRAM.

When the MSTPC0 bit in MSTPCRC is set to 1, supply of the clock signal to RAM is stopped. When the MSTPC6 bit in MSTPCRC is set to 1, supply of the clock signal to the ECCRAM is stopped.

The RAM and ECCRAM are thus placed in the module-stop state by stopping supply of the clock signals. The RAM and ECCRAM operate after a reset.

RAM and ECCRAM are not accessible if it is in the module-stop state. A transition to the module-stop state should not be made while access to RAM and ECCRAM are in progress.

Access to the RAM and ECCRAM in the module-stop state is prohibited. If access is attempted, correct operation is not guaranteed.

For details on the MSTPCRC register, see section 11, Low Power Consumption.

43.3.2 Correction of ECC Errors

Enabling and disabling of ECC error correction can be selected through the register setting. In the initial state, ECC error correction is disabled. The ECC used in this device is SEC-DED (Single-Error Correction and Double-Error Detection Code).

When ECCs are enabled, an 8-bit ECC code is appended to 64-bit data for writing. For reading, 72-bit (data: 64 bits, ECC code: 8 bits) data is read out from the ECCRAM.

When ECCs are enabled and error checking is selected, error correction is done if a 1-bit error occurs and the ECCRAM1STS.ECC1ERR bit is set to 1 if the ECCRAM1STSEN.ECC1STSEN bit is 1. When an error is detected, the address of the 8-byte boundary including the location where the error was found is set to the ECCRAM1ECAD register. If a 2-bit error occurs, error detection is done and the ECCRAM2STS.ECC2ERR flag is set to 1, though error correction is not performed. When an error is detected, the address of the 8-byte boundary including the location where the error was found is set to the ECCRAM2ECAD register. In addition, there is no way to confirm the location where the error was found within the 8-byte boundary. Therefore, when the correct data is written after the occurrence of an error, update all the data in the 8-byte boundary.

When ECCs are enabled but error checking is not selected, error correction is done if a 1-bit error occurs when reading; however, the corrected data is not written back to the ECCRAM, and ECC codes are neither generated nor written back. In writing, write data is replaced and ECC codes are generated then written back.

Since the ECCRAM data is undefined after power on and release from deep software standby mode, accessing the ECCRAM when ECCs are enabled and error checking is selected causes an ECC error to occur. Therefore, when using ECC error correction, initial writing to the area to be used in the ECCRAM should be done beforehand when ECCs are enabled but error checking is not selected. Since the ECC error correction is done in 8-byte units, the initial write must be done for the $8 \times N$ byte area including the area to be used.

43.3.3 Parity Checking

Enabling and disabling of parity checking can be selected through the RAMMODE register setting. In the initial state, parity checking is disabled. Even parity checking is used in this device.

1-bit parity check code is added to each 1-byte data for writing, and the parity is checked for reading.

If a 1-bit error is detected in the 1 byte when the parity is checked for reading, a RAM error interrupt can be generated. If a 2-bit error or more is detected in the 1 byte, errors cannot be correctly detected.

After power-on, parity check code is undefined until data is written. To use parity checking, write the initial value to all areas while parity checking is enabled before accessing to the RAM immediately after a reset.

Operation cannot be guaranteed if access is made to an area where the initial value is not written.

43.3.4 RAM Error Interrupt Function

A RAM error interrupt is generated if any of the following bits changes to 1:

When ECCs are enabled and error checking is selected

- ECCRAM2STS.ECC2ERR bit indicating an ECC2 bit error
- ECCRAM1STS.ECC1ERR bit indicating an ECC1 bit error

When parity checking is enabled

- RAMSTS.RAMERR bit indicating a parity check error

Writing 0 to a bit that has been set clears the RAM error interrupt due to the corresponding source.

If the error from the other source is still occurring at this time, the RAM error interrupt will remain generated.

When the ECC 1-bit error interrupt is to be masked, set the ECCRAM1STSEN.ECC1STSEN bit to 0 to disable updating of the ECC1ERR bit. A RAM error interrupt will not be generated while ECCs are disabled and when ECCs are enabled but error checking is not selected.

43.3.5 ECC Decoder Testing

In this MCU, the user can test the ECC code control circuit for the ECCRAM.

Figure 43.1 shows the flow for testing of the ECC code control circuit.




Figure 43.1 Flow for Testing of the ECC Code Control Circuit

43.3.6 Interrupt Source

The RAM has two interrupt sources; RAM error interrupt generated from the RAM when a parity check error occurred, or RAM error interrupt generated from the ECCRAM when an ECC error occurred, and can be used as a non-maskable interrupt or interrupt. For details, see section 14, Interrupt Controller (ICUC).

Table 43.2 RAM Interrupt Source

Name	Interrupt Source	DTC Activation	DMAC Activation
RAMERR	Parity check error or ECC error	Not possible	Not possible

43.4 Usage Notes

43.4.1 Low Power Consumption Function

Power consumption can be reduced by setting module stop control register C (MSTPCRC) to stop supply of the clock signal to the RAM and ECCRAM.

Setting the MSTPCRC.MSTPC0 bit to 1 stops supply of the clock signal to the RAM. Setting the MSTPCRC.MSTPC6 bit to 1 stops supply of the clock signal to the ECCRAM.

Stopping supply of the clock signal places the RAM and ECCRAM individually in the module stop state.

The RAM and ECCRAM operate after a reset.

The RAM and ECCRAM are not accessible in the module stop state.

Do not allow transitions to the module stop state while accessing to the RAM or ECCRAM.

For details on the MSTPCRC register, refer to section 11, Low Power Consumption.

43.4.2 Notes on Using Error Checking of RAM and ECCRAM

Data in RAM and ECCRAM are undefined when the power is turned on. Therefore, parity check errors or ECC errors occur if the data are read before initialization. The RAM and ECCRAM are read in 8-byte (64-bit) units. Initialize them on 8-byte boundaries.

When a program is executed in the RAM or ECCRAM with the parity check or the ECC function enabled, initialize the RAMs in consideration of possible instruction prefetching by the CPU. Instruction prefetching can be performed up to 32 bytes. The initialization must thus cover extra 24 to 31 bytes from the last address of the program.

43.4.3 Notes on Self-Diagnosis of the RAM

A write buffer is mounted for the RAM*1. When the same address is read after a write operation, data in the write buffer, rather than in the memory cell of the RAM may be read. When the RAM is self-diagnosed, confirm that the data have been written by following the procedure below so that data will not be read from the write buffer.

- (1) Write data to the address targeted for diagnosis.
- (2) Write data to an address which is at least 4 addresses away from the that in (1).
- (3) Read the data from the address in (1).

Note 1. This does not apply to the ECCRAM.

44. Flash Memory (FLASH)

This MCU incorporates code flash memory, data flash memory, and option-setting memory.

The code flash memory stores instructions and operands, and the data flash memory stores only data. For option-setting memory, refer to section 7, Option-Setting Memory (OSM).

44.1 Overview

Table 44.1 lists the specifications of the code flash memory/data flash memory, and Figure 44.1 is a block diagram of the flash memory related modules.

The I/O pins used in boot mode, refer to Table 44.19.

The FCU (flash control unit) controls programming and erasure of the flash memory. The FACI (flash application command interface) controls the FCU according to the specified FACI commands.

Regarding the configuration of the code flash memory, refer to Figure 44.2, and for the configuration of the data flash memory, refer to Figure 44.3.

Table 44.1 Specifications of Code Flash Memory and Data Flash Memory (1/2)

Item	Code Flash Memory	Data Flash Memory
Memory capacity	<ul style="list-style-type: none"> User area: 1 Mbyte max. User boot area: 32 Kbytes 	Data area: 32 Kbytes
ROM cache	<ul style="list-style-type: none"> Capacity: 8 Kbytes Mapping method: direct mapping Line size: 16 bytes 	Not available
Read cycle	<ul style="list-style-type: none"> While ROM cache operation is enabled: <ul style="list-style-type: none"> When the cache is hit, one cycle; When the cache is missed, one to two cycles if ICLK ≤ 120 MHz, two to three cycles if ICLK > 120 MHz. When ROM cache operation is disabled: <ul style="list-style-type: none"> One cycle if ICLK ≤ 120 MHz Two cycles if ICLK > 120 MHz 	A read operation takes eight cycles of FCLK in 16- or 8-bit access
Value after erasure	FFh	Undefined
Programming/erasing method	<ul style="list-style-type: none"> Programming and erasing the code flash memory/data flash memory is handled by the FACI commands specified in the FACI command issuing area (007E 0000h). Programming/erasure through transfer by a flash-memory programmer via a serial interface (serial programming) Programming/erasure of flash memory by a user program (self-programming) 	
Security function	Protects against illicit tampering with or reading out of data in flash memory	
Protection function	Protects against erroneous rewriting of the flash memory	
Trusted memory (TM) function	Protects against illicit reading of blocks 8 and 9 in the code flash memory	
Background operation (BGO)	The user area can be read while the data area is being programmed or erased.	
Units of programming and erasure	<ul style="list-style-type: none"> Units of programming for the user area or user boot area: 256 bytes Units of erasure for the user area: Block units 	<ul style="list-style-type: none"> Unit of programming for the data area: 4 bytes Unit of erasure for the data area: Block units
Other functions	Interrupts can be accepted during self-programming.	

Table 44.1 Specifications of Code Flash Memory and Data Flash Memory (2/2)

Item	Code Flash Memory	Data Flash Memory
On-board programming (Serial programming/Self-programming)	Programming/erasure in boot mode (SCI interface) <ul style="list-style-type: none"> • The asynchronous serial interface (SCI1) is used. • The transfer rate is adjusted automatically. • The user boot area can also be programmed or erased. Programming/erasure in boot mode (USB interface) <ul style="list-style-type: none"> • USB0 is used. • Dedicated hardware is not required, so direct connection to a PC is possible. Programming/erasure in boot mode (FINE interface) <ul style="list-style-type: none"> • FINE is used. Programming/erasure in user boot mode <ul style="list-style-type: none"> • Able to create original boot programs of the user's making. Programming/erasure in single-chip mode or on-chip ROM enabled extended mode <ul style="list-style-type: none"> • Programming or erasure by a routine for writing to code flash memory or data flash memory within the user program is possible. 	
Off-board programming (Programming and Erasure by Parallel Programmer)	Programming and erasure of the user area and user boot area by using a parallel programmer is possible.	Programming or erasure of the data area by a parallel programmer is not possible.
Unique ID	A 12-byte ID code provided for each MCU	




Figure 44.1 Block Diagram of Flash Memory Related Modules

44.2 Hardware Interface Area

Using the hardware interface with the flash memory requires accessing to the area containing registers of the hardware, that for the issuing of FACI commands. Table 44.2 summarizes information on all of these areas.

Table 44.2 Information on the Hardware Interface Area

Area	Address	Capacity
Area containing the various registers of the hardware	Refer to section 44.4, Register Descriptions.	Refer to section 44.4, Register Descriptions.
FACI command-issuing area	007E 0000h	4 bytes
Configuration setting area	0012 0040h to 0012 007Fh	64 bytes

44.3 Structure of Memory

Figure 44.2 illustrates the mapping of the code flash memory. The user area of the code flash memory in this MCU is divided into 8- and 32-Kbyte blocks, which serve as the units of erasure. When the TM function is enabled, blocks 8 and 9 are the TM target areas. A 32-Kbyte user boot area is also incorporated as a single block. The user area and user boot area are available as areas for storing the user program.

Furthermore, a 32-Kbyte user boot area, which is protected against programming by self-programming, is incorporated as a single block. This area is thus available as an area for storing boot programs, etc., for which rewriting while the user program is running has to be prohibited.




Figure 44.2 Mapping of the Code Flash Memory

The data area of the data flash memory in this MCU is divided into 64-byte blocks, with each being a unit for erasure. Figure 44.3 shows the mapping of the data flash memory.




Figure 44.3 Mapping of the Data Flash Memory

44.4 Register Descriptions

44.4.1 ROM Cache Enable Register (ROMCE)

Address(es): FLASH.ROMCE 0008 1000h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ROMC EN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ROMCEN	ROM Cache Enable	0: ROM cache is disabled. 1: ROM cache is enabled.	R/W
b15 to b1	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R

ROMCEN Bit (ROM Cache Enable)

When setting the ROMCEN bit to 1, the ROM cache starts operation. While ROM cache is enabled, the data is served from the cache when a cache hit occurs.

Set a non-cacheable area while the ROMCEN bit is 0.

44.4.2 ROM Cache Invalidate Register (ROMCIV)

Address(es): FLASH.ROMCIV 0008 1004h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ROMCI V
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit	Symbol	Bit Name	Description	R/W
b0	ROMCIV	ROM Cache Invalidate	When reading 0: Invalidation is not started/Invalidation is completed. 1: Invalidation is in progress. When writing Writing 1 invalidates the cache line. Writing 0 has no effect.	R/W
b15 to b1	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R

ROMCIV Bit (ROM Cache Invalidate)

When writing 1 to the ROMCIV bit, the ROM cache invalidation is performed.

44.4.3 Non-Cacheable Area n Address Register (NCRGn) (n = 0, 1)

Address(es): FLASH.NCRG0 0008 1040h, FLASH.NCRG1 0008 1048h



The NCRGn register specifies the address where an area in which caching is disabled starts (non-cacheable area). The higher-order 10 bits (b31 to b22), which are fixed to 1 and the lower-order 4 bits (b3 to b0), which are fixed to 0, are reserved. When writing, write 1 and 0 to the respective sets of bits. Set the NCRGn register while the ROMCE.ROMCEN bit is 0.

NC2E Bit (OA Non-Cacheable Area Specification Enable)

The NC2E bit enables or disables the settings of the non-cacheable area in the cache (OA cache) used for fast operand access (OA) by the CPU.

NC3E Bit (DM Non-Cacheable Area Specification Enable)

The NC3E bit enables or disables the settings of the non-cacheable area in the cache (DM cache) used for fast access to data by bus masters other than the CPU.


NCSZ[16:0] Bit (Non-Cacheable Area Size Specification)

The NCSZ[16:0] bits specify the size of the non-cacheable area. They are used to mask address bits 4 to 20.

When an address generated by the bus master is compared to the value of the NCRGn register, bits corresponding to NCSZ[16:0] bits with the value 1 are ignored.

44.4.5 Flash P/E Protect Register (FWEPROR)

Address(es): FLASH.FWEPROR 0008 C296h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	FLWE[1:0]	Flash Programming and Erasure Enable	b1 b0 0 0: Programming/erasure, programming/reading of lock bits, and blank checking are disabled 0 1: Programming/erasure, programming/reading of lock bits, and blank checking are enabled 1 0: Programming/erasure, programming/reading of lock bits, and blank checking are disabled 1 1: Programming/erasure, programming/reading of lock bits, and blank checking are disabled	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Programming and erasure of the flash memory, programming and reading of lock bits, and blank checking are enabled or disabled by hardware.

This register is initialized by a reset due to the signal on the RES# pin, a power-on reset, a voltage-monitoring 0 reset, an independent watchdog timer reset, a watchdog timer reset, a voltage-monitoring 1 reset, a voltage-monitoring 2 reset, and a software reset, and by transitions to deep software standby and software standby modes.

44.4.6 Flash Access Status Register (FASTAT)

Address(es): FLASH.FASTAT 007F E010h

b7	b6	b5	b4	b3	b2	b1	b0
CFAE	—	—	CMDLK	DFAE	—	—	—

Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b3	DFAE	Data Flash Memory Access Violation Flag	0: No data flash memory access violation has occurred. 1: A data flash memory access violation has occurred.	R/W*1
b4	CMDLK	Command Lock Flag	0: The flash sequencer is not in the command-locked state. 1: The flash sequencer is in the command-locked state.	R
b6, b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	CFAE	Code Flash Memory Access Violation Flag	0: No code flash memory access violation has occurred. 1: A code flash memory access violation has occurred.	R/W*1

Note 1. Only 0 can be written to clear the flag after 1 is read.

This register indicates whether a code flash memory or data flash memory access violation has occurred. If either of the CFAE, and DFAE flags is 1, the CMDLK flag is set to 1 and the flash sequencer enters the command-locked state (refer to section 44.5.4.2, Error Protection). To release it from the command-locked state, a status clear command or forced stop command must be issued by the FACI after clearing the CFAE and DFAE flags in the FASTAT register to 0.

DFAE Flag (Data Flash Memory Access Violation Flag)

This flag indicates whether a data flash memory access violation has occurred. If this flag is set to 1, the FSTATR.ILGLERR flag is set to 1, placing the flash sequencer in the command-locked state.

[Setting Condition]

- Refer to Table 44.11, Error Protection Type

[Clearing Condition]

- When 0 is written after reading of 1

CMDLK Flag (Command Lock Flag)

This flag indicates that the flash sequencer is in the command-locked state.

[Setting Condition]

- When the flash sequencer detects any of errors listed in Table 44.11, Error Protection Type and transitions to the command-locked state

[Clearing Condition]

- When the flash sequencer starting to process a status clear or forced stop command while the CFAE or DFAE flag in the FASTAT register is 0

CFAE Flag (Code Flash Memory Access Violation Flag)

This flag indicates whether a code flash memory access violation has occurred. If this flag is set to 1, the FSTATR.ILGLERR flag is set to 1, placing the flash sequencer in the command-locked state.

[Setting Conditions]

- Refer to Table 44.11, Error Protection Type

[Clearing Condition]

- When 0 is written after reading of 1

44.4.7 Flash Access Error Interrupt Enable Register (FAEINT)

Address(es): FLASH.FAEINT 007F E014h

	b7	b6	b5	b4	b3	b2	b1	b0
	CFAEIE	—	—	CMDLKIE	DFAEIE	—	—	—
Value after reset:	1	0	0	1	1	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	After a reset is released, write 0 to this bit.	R/W
b2, b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b3	DFAEIE	Data Flash Memory Access Violation Interrupt Enable	0: Generation of an FIFERR interrupt request is disabled when FASTAT.DFAE is set to 1. 1: Generation of an FIFERR interrupt request is enabled when FASTAT.DFAE is set to 1.	R/W
b4	CMDLKIE	Command Lock Interrupt Enable	0: Generation of an FIFERR interrupt request is disabled when FASTAT.CMDLK is set to 1. 1: Generation of an FIFERR interrupt request is enabled when FASTAT.CMDLK is set to 1.	R/W
b6, b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	CFAEIE	Code Flash Memory Access Violation Interrupt Enable	0: Generation of an FIFERR interrupt request is disabled when FASTAT.CFAE is set to 1. 1: Generation of an FIFERR interrupt request is enabled when FASTAT.CFAE is set to 1.	R/W

This register enables or disables generation of a flash access error (FIFERR) interrupt request.

DFAEIE Bit (Data Flash Memory Access Violation Interrupt Enable)

This bit enables or disables generation of an FIFERR interrupt request when a data flash memory access violation occurs and the FASTAT.DFAE flag is set to 1.

CMDLKIE Bit (Command Lock Interrupt Enable)


This bit enables or disables generation of an FIFERR interrupt request when the flash sequencer enters the command-locked state and the FASTAT.CMDLK flag is set to 1.

CFAEIE Bit (Code Flash Memory Access Violation Interrupt Enable)

This bit enables or disables generation of an FIFERR interrupt request when a code flash memory access violation occurs and the FASTAT.CFAE flag is set to 1.

44.4.8 Flash Ready Interrupt Enable Register (FRDYIE)

Address(es): FLASH.FRDYIE 007F E018h



Bit	Symbol	Bit Name	Description	R/W
b0	FRDYIE	Flash Ready Interrupt Enable	0: Generation of an FRDY interrupt request is disabled. 1: Generation of an FRDY interrupt request is enabled.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W


This register enables or disables generation of a flash ready (FRDY) interrupt request.

FRDYIE Bit (Flash Ready Interrupt Enable)

This bit is used to enable or disable generation of an FRDY interrupt request when the FASTAT.FRDY flag is changed from 0 to 1 upon completion of processing by the flash sequencer of programming, erasure, and blank checking command.

44.4.9 FACI Command Processing Start Address Register (FSADDR)

Address(es): FLASH.FSADDR 007F E030h



Bit	Symbol	Bit Name	Description	R/W
b31 to b0	FSADDR[31:0]	FACI Command Processing Start Address	Start Address for FACI Command Processing	R/W*1

Note 1. Writing to these bits is possible only when the FSTATR.FRDY flag is 1. Writing to these bits while the FSTATR.FRDY flag = 0 is ignored. Note that b0 and b1 are read-only.

This register specifies the address where the target area for command processing starts when the FACI command for programming, block erasure, blank checking, configuration setting, lock-bit programming, or lock-bit reading is issued. The FSADDR register is initialized when the FSUINTR.SUINIT bit is set to 1. It is also initialized by a reset.

FSADDR[31:0] Bits (FACI Command Processing Start Address)

These bits specify the start address for FACI command processing. Bits 31 to 24 are ignored in FACI command processing for the code flash memory. Bits 31 to 19 are ignored in FACI command processing for the data flash memory. Bits that do not reach the address boundaries are also ignored. Table 44.3 shows the address boundary for each command.


Table 44.3 Address Boundary for Each of the Commands

Command	Address Boundary
Programming (code flash memory)	256-byte
Programming (data flash memory)	4-byte
Block erase (code flash memory)	8-Kbyte or 32-Kbyte
Block erase (data flash memory)	64-byte
Blank check	4-byte
Configuration setting	16-byte
Lock-bit programming	8-Kbyte or 32-Kbyte
Lock-bit reading	8-Kbyte or 32-Kbyte

Refer to Table 44.18, Address Used by Configuration Set Command for the start address of the configuration setting area.

44.4.10 FACI Command Processing End Address Register (FEADDR)

Address(es): FLASH.FEADDR 007F E034h



Bit	Symbol	Bit Name	Description	R/W
b31 to b0	FEADDR[31:0]	FACI Command Processing End Address Register	The end address for FACI command processing	R/W*1

Note 1. Writing to these bits is possible only when the FSTATR.FRDY flag is 1. Writing to these bits while the FSTATR.FRDY flag = 0 is ignored. Note that b0 and b1 are read-only.

This register is used to specify the end address of the area targeted for the blank checking command handling. When the FBCCNT.BCDIR bit is 0, the setting value of the FSADDR register must be the setting of the FEADDR register or lower. When the FBCCNT.BCDIR bit is 1, the value of the FSADDR register must be at least that of the FEADDR register. If the settings of the FBCCNT.BCDIR bit and the FSADDR and FEADDR registers are inconsistent with the above rules, the flash sequencer enters the command-locked state (refer to section 44.5.4.2, Error Protection). The FEADDR register is initialized when the FSUINTR.SUINIT bit is set to 1. It is also initialized by a reset.

FEADDR[31:0] Bits (FACI Command Processing End Address Register)

These bits are used to specify the end address for handling of the blank checking command. In command processing, bits 31 to 19, 1, and 0 are ignored.

44.4.11 Flash Status Register (FSTATR)

Address(es): FLASH.FSTATR 007F E080h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	FRDY	ILGLERR	ERSERR	PRGERR	SUSRDY	DBFULL	ERSSPD	PRGSPD	—	FLWEERR	—	—	—	—	—	—
Value after reset:	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	FLWEERR	Flash Write/Erase Protect Error Flag	0: An error has not occurred. 1: An error has occurred.	R
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	PRGSPD	Programming Suspend Status Flag	0: The flash sequencer is in a state other than those corresponding to the value 1. 1: The flash sequencer is in the programming suspension processing state or the programming suspended state.	R
b9	ERSSPD	Erase Suspend Status Flag	0: The flash sequencer is in a state other than those corresponding to the value 1. 1: The flash sequencer is in the erasure suspension processing state or the erasure-suspended state.	R
b10	DBFULL	Data Buffer Full Flag	0: The data buffer is empty. 1: The data buffer is full.	R
b11	SUSRDY	Suspend Ready Flag	0: The flash sequencer cannot receive P/E suspend commands. 1: The flash sequencer can receive P/E suspend commands.	R
b12	PRGERR	Programming Error Flag	0: Programming has been completed successfully. 1: An error has occurred during programming.	R
b13	ERSERR	Erase Error Flag	0: Erasure has been completed successfully. 1: An error has occurred during erasure.	R
b14	ILGLERR	Illegal Command Error Flag	0: The flash sequencer has not detected an illegal FACI command or illegal flash memory access. 1: The flash sequencer has detected an illegal FACI command or illegal flash memory access.	R
b15	FRDY	Flash Ready Flag	0: Programming, block erase, P/E suspend, P/E resume, forced stop, blank check, configuration setting, lock-bit program, or lock-bit read command processing is in progress. 1: None of the above is in progress.	R
b31 to b16	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register indicates the state of the flash sequencer.

FLWEERR Flag (Flash Write/Erase Protect Error Flag)

This flag indicates a violation of the flash memory overwrite protection setting in the FWEPROR register. When this flag is 1, the flash sequencer is in the command-locked state.

[Setting Condition]

- Refer to Table 44.11, Error Protection Type

[Clearing Condition]

- When the flash sequencer starts processing of a forced stop command

PRGSPD Flag (Programming Suspend Status Flag)

This flag indicates that the flash sequencer is in the processing of suspension of programming or has transitioned to the programming suspended state.

[Setting Condition]

- When the flash sequencer starts processing in response to a programming suspend command

[Clearing Conditions]

- When the flash sequencer has received a P/E resume command (after write access to the FACI command-issuing area is completed)
- When the flash sequencer starts processing of a forced stop command

ERSSPD Flag (Erasure Suspend Status Flag)

This flag indicates that the flash sequencer is the processing of erasure suspension or has transitioned to the erasure suspended state.

[Setting Condition]

- When the flash sequencer starts processing in response to an erasure suspend command

[Clearing Conditions]

- Reception of the P/E resume command by the flash sequencer (after write access to the FACI command-issuing area is completed)
- When the flash sequencer starts processing of a forced stop command

DBFULL Flag (Data Buffer Full Flag)

This flag indicates the state of the data buffer when a programming command is issued. The FACI incorporates a buffer for write data (data buffer). When data for writing to the flash memory are issued to the FACI command-issuing area while the data buffer is full, the FACI inserts a wait cycle in the peripheral bus 6.

[Setting Condition]

- When the data buffer becomes full while a programming command is being issued

[Clearing Condition]

- When the data buffer becomes empty

SUSRDY Flag (Suspend Ready Flag)

This flag indicates whether the flash sequencer can receive a P/E suspend command.

[Setting Condition]

- After starting programming/erasure processing and when the flash sequencer enters a state in which P/E suspend commands can be received

[Clearing Conditions]

- When the flash sequencer has accepted the P/E suspend command or forced stop command (after write access to the FACI command-issuing area is completed)
- When the flash sequencer enters the command-locked state during programming or erasure
- When programming or erasure has been completed

PRGERR Flag (Programming Error Flag)

This flag indicates the result of programming of the flash memory. If this flag is 1, the flash sequencer is in the command-locked state.

[Setting Condition]

- Refer to Table 44.11, Error Protection Type
[Clearing Condition]
- When the flash sequencer starts processing of a status clear or forced stop command

ERSERR Flag (Erasure Error Flag)

This flag indicates the result of erasure of the flash memory. If this flag is 1, the flash sequencer is in the command-locked state.

[Setting Condition]

- Refer to Table 44.11, Error Protection Type
[Clearing Condition]
- When the flash sequencer starts processing of a status clear or forced stop command

ILGLERR Flag (Illegal Command Error Flag)

This flag indicates that the flash sequencer has detected an illegal FACI command or flash memory access. When this flag is 1, the flash sequencer is in the command-locked state.

[Setting Condition]

- Refer to Table 44.11, Error Protection Type
[Clearing Condition]
- When the flash sequencer starts processing of a status clear or forced stop command while the DFAE and CFAE flag in the FASTAT register is 0

If the flash sequencer completes processing of a status clear or forced stop command while the CFAE or DFAE flag in the FASTAT register is 1, this flag is set to 1. This flag is temporarily set to 0 during processing of a forced stop command, and is re-set to 1 when the CFAE or DFAE flag is detected as 1 upon completion of command processing.

FRDY Flag (Flash Ready Flag)

This flag indicates the command processing state of the flash sequencer.

[Setting Conditions]


- When the flash sequencer completes command processing
- When the flash sequencer receives a P/E suspend command and suspends programming or erasure of the flash memory
- When the flash sequencer has received a forced stop command and ended command processing

[Clearing Conditions]

- When the flash sequencer receives the FACI command of the setting of the program and configuration and after the first write access is made to the FACI command-issuing area
- When the flash sequencer receives any FACI command other than of the setting of the program and configuration and after the last write access is made to the FACI command issuing area

44.4.12 Flash P/E Mode Entry Register (FENTRYR)

Address(es): FLASH.FENTRYR 007F E084h



Bit	Symbol	Bit Name	Description	R/W
b0	FENTRYC	Code Flash Memory P/E Mode Entry	0: Code flash memory is in read mode. 1: Code flash memory is in P/E mode.	R/W*1, *2
b6 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	FENTRYD	Data Flash Memory P/E Mode Entry	0: Data flash memory is in read mode. 1: Data flash memory is in P/E mode.	R/W*1, *2
b15 to b8	KEY[7:0]	Key Code	Key code	R/W*3

Note 1. Writing to these bits is possible only when the FSTATR.FRDY flag is 1. Writing to these bits while the FSTATR.FRDY flag = 0 is ignored.

Note 2. Writing to this bit is enabled only when AAh is written to the KEY[7:0] bits in 16-bit units.

Note 3. Written values are not retained by these bits. These bits are read as 0.

This register is used to specify code flash memory P/E mode and data flash memory P/E mode. To specify code flash memory P/E mode or data flash memory P/E mode so that the flash sequencer can receive FACI commands, set either the FENTRYD or FENTRYC bit to 1 to place the flash sequencer in P/E mode.

Note that writing AA81h in this register causes the FSTATR.ILGLERR flag to be set to 1, and the flash sequencer to enter the command-locked state.

The FENTRYR register is initialized when the FSUINTR.SUINIT bit is set to 1. It is also initialized by a reset.

FENTRYC Bit (Code Flash Memory P/E Mode Entry)

This bit specifies the P/E mode for code flash memory.

[Setting Condition]

- When 1 is written to the FENTRYC bit while writing to the FENTRYR register is enabled and the FENTRYR register is 0000h

[Clearing Conditions]

- When the FENTRYR register is accessed in 8-bit units while the FSTATR.FRDY flag is 1
- When a value other than AAh is specified in the KEY[7:0] bits and the FENTRYR register is accessed in 16-bit units while the FSTATR.FRDY flag is 1
- When 0 is written to the FENTRYC bit while writing to the FENTRYR register is enabled
- When the FENTRYR register is written while writing to the FENTRYR register is enabled and the value of the FENTRYR register is other than 0000h

FENTRYD Bit (Data Flash Memory P/E Mode Entry)

This bit specifies the P/E mode for data flash memory.

[Setting Condition]

- When 1 is written to the FENTRYR.FENTRYD bit while writing to the FENTRYR register is enabled and the FENTRYR register is 0000h

[Clearing Conditions]

- When the FENTRYR register is written in 8-bit units while the FSTATR.FRDY flag is 1
- When a value other than AAh is specified for the KEY[7:0] bits while the FSTATR.FRDY flag is 1, and the FENTRYR register is written in 16-bit units


- When 0 is written to the FENTRYD bit while writing to the FENTRYR register is enabled
- When the FENTRYR register is written while writing to FENTRYR register is enabled and the value of the FENTRYR register is other than 0000h

KEY[7:0] Bits (Key Code)

These bits control permission and prohibition of writing to the FENTRYD and FENTRYC bits.

44.4.13 Flash Protection Register (FPROTR)

Address(es): FLASH.FPROTR 007F E088h



Bit	Symbol	Bit Name	Description	R/W
b0	FPROTCN	Lock Bit Protection Cancel	0: Enables protection by the lock bits. 1: Disables protection by the lock bits.	R/W*1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b8	KEY[7:0]	Key Code	Key code	R/W*2

Note 1. Writing to this bit is possible only when 55h is written to the KEY[7:0] bits in 16-bit units.

Note 2. Written values are not retained by these bits. These bits are read as 0.

This register enables or disables protection by the lock bits of the code flash memory against programming and erasure. The register is initialized when the FSUINITR.SUINIT bit is set to 1. It is also initialized by a reset.

FPROTCN Bit (Lock Bit Protection Cancel)

This bit enables or disables protection by the lock bits of the code flash memory against programming and erasure.

[Setting Condition]

- When 1 is written to the FPROTCN bit while writing to the FPROTR register is enabled and the value of the FENTRYR register is other than 0000h

[Clearing Conditions]


- When the FPROTR register is written in 8-bit units
- When a value other than 55h specified for the KEY[7:0] bits and the FPROTR register is written in 16-bit units
- When 0 is written to the FPROTRCN bit while writing to the FPROTR register is enabled
- When the value of FENTRYR is 0000h

KEY[7:0] Bits (Key Code)

These bits control permission and prohibition of writing to the FPROTCN bit.

44.4.14 Flash Sequencer Set-Up Initialization Register (FSUINTR)

Address(es): FLASH.FSUINTR 007F E08Ch



Bit	Symbol	Bit Name	Description	R/W
b0	SUINIT	Set-Up Initialization	0: The FEADDR, FPROTR, FCPSR, FSADDR, FENTRYR, and FBCCNT flash sequencer set-up registers keep their current values. 1: The FEADDR, FPROTR, FCPSR, FSADDR, FENTRYR, and FBCCNT flash sequencer set-up registers are initialized.	R/W*1, *2
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b8	KEY[7:0]	Key Code	Key code	R/W*3

Note 1. Writing to these bits is possible only when the FSTATR.FRDY flag is 1. Writing to these bits while the FSTATR.FRDY flag = 0 is ignored.

Note 2. Writing to these bits is possible only when 2Dh is written to the KEY[7:0] bits in 16-bit units.

Note 3. Written values are not retained by these bits. These bits are read as 0.

This register is used for initialization of the flash sequencer set-up.

SUINIT Bit (Set-Up Initialization)

This bit initializes the following flash sequencer set-up registers.


- FEADDR
- FPROTR
- FCPSR
- FSADDR
- FENTRYR
- FBCCNT

KEY[7:0] Bits (Key Code)

These bits control permission and prohibition of writing to the SUINIT bit.

44.4.15 Lock Bit Status Register (FLKSTAT)

Address(es): FLASH.FLKSTAT 007F E090h



Bit	Symbol	Bit Name	Description	R/W
b0	FLOCKST	Lock Bit Status Flag	0: Protected state 1: Non-protected state	R
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

FLOCKST Flag (Lock Bit Status Flag)

This flag reflects the value of the lock bit as read by executing a lock-bit read command. When the FSTATR.FRDY flag becomes 1 after the lock-bit read command is issued, the value of the target lock bit is stored in the FLOCKST flag. The value of the FLOCKST flag is retained until the next lock-bit command is completed.

44.4.16 FACI Command Register (FCMDR)

Address(es): FLASH.FCMDR 007F E0A0h



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	PCMDR[7:0]	Precommand Flag	The command immediately before the latest command is stored.	R
b15 to b8	CMDR[7:0]	Command Flag	The latest command is stored.	R

This register records the two most recent commands accepted by the FCI.

PCMDR[7:0] Flags (Precommand Flag)

These flags indicate the command received immediately before the last command received by the FCI.

CMDR[7:0] Flags (Command Flag)


These flags indicate the latest command received by the FCI.

Table 44.4 States of FCMDR after Receiving Commands

Command	CMDR	PCMDR
Programming	E8h	Previous command
Block erase	D0h	20h
P/E suspend	B0h	Previous command
P/E resume	D0h	Previous command
Status clear	50h	Previous command
Forced stop	B3h	Previous command
Blank check	D0h	71h
Configuration setting	40h	Previous command
Lock-bit programming	D0h	77h
Lock-bit read	D0h	71h

44.4.17 Flash P/E Status Register (FPESTAT)

Address(es): FLASH.FPESTAT 007F E0C0h



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	PEERRST[7:0]	P/E Error Status Flag	00h: No error 01h: Programming error due to an area protected by its lock bit 02h: Programming error for reasons other than lock-bit protection 11h: Erasure error due to an area protected by its lock bit 12h: Erasure error for reasons other than lock-bit protection	R
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W


This register indicates the result of programming or erasure of the flash memory.

PEERRST[7:0] Flags (P/E Error Status Flag)

These flags indicate the source of an error that occurred during processing for the programming or erasure of the code flash memory or data flash memory. The value of these flags is only valid if the ERSERR or PRGERR flag in the FSTATR register is 1 when the FSTATR.FRDY flag becomes 1. When the ERSERR and PRGERR flags are 0, these flags retain their value to indicate the source of the last error to have occurred.

44.4.18 Data Flash Blank Check Control Register (FBCCNT)

Address(es): FLASH.FBCCNT 007F E0D0h



Bit	Symbol	Bit Name	Description	R/W
b0	BCDIR	Blank Check Direction	0: Blank checking is executed from lower addresses to higher addresses (incremental mode). 1: Blank checking is executed from higher addresses to lower addresses (decremental mode).	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register specifies the addressing mode in processing of a blank check command.


The register is initialized when the FSUINITR.SUINIT bit is set to 1. It is also initialized by a reset.

BCDIR Bit (Blank Check Direction)

This bit specifies the addressing mode for blank checking.

44.4.19 Data Flash Blank Check Status Register (FBCSTAT)

Address(es): FLASH.FBCSTAT 007F E0D4h



Bit	Symbol	Bit Name	Description	R/W
b0	BCST	Blank Check Status Flag	0: The target area is in the non-programmed state (i.e. is blank; the area has been erased but has not yet been re-programmed). 1: The target area has been programmed with 0s or 1s.	R
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register stores the results of checking in response to a blank check command.


BCST Flag (Blank Check Status Flag)

This flag indicates the results of checking in response to a blank check command.

At the point where the FSTATR.FRDY flag is set to 1, the valid data is stored in the BCST flag.

44.4.20 Data Flash Programming Start Address Register (FPSADDR)

Address(es): FLASH.FPSADDR 007F E0D8h



Bit	Symbol	Bit Name	Description	R/W
b18 to b0	PSADR[18:0]	Programmed Area Start Address	The address of the first programmed area	R
b31 to b19	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register indicates the address of the first programmed area to be found in processing of a blank check command.

PSADR[18:0] Bits (Programmed Area Start Address)

These bits indicate the address of the first programmed area to be found in processing of a blank check command. The address is an offset from the address where the data flash memory starts. The setting of these bits is valid only while the FBCSTAT.BCST flag is 1 and when the FSTATR.FRDY flag becomes 1. When the FBCSTAT.BCST flag is 0, the PSADR[18:0] bits holds the address detected by the previous check.

44.4.21 Flash Sequencer Processing Switching Register (FCPSR)

Address(es): FLASH.FCPSR 007F E0E0h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ESUSP MD
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ESUSPMD	Erase Suspend Mode	0: Suspension priority mode 1: Erasure priority mode	R/W
b15 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register is for selecting the erasure suspension mode.


The register is initialized when the FSUINTR.SUINIT bit is set to 1. It is also initialized by a reset.

ESUSPMD Bit (Erasure Suspend Mode)

This bit is for selecting the erasure suspension mode when a P/E suspend command is issued while the flash sequencer is executing erasure processing (refer to section 44.6.6.5, P/E Suspend Command). This bit should be set before issuing a block erase command.

44.4.22 Flash Sequencer Processing Clock Frequency Notification Register (FPCKAR)

Address(es): FLASH.FPCKAR 007F E0E4h



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	PCKA[7:0]	Flash Sequencer Processing Clock Frequency Notification	These bits are used to set the frequency of the FlashIF clock (FCLK) and notify the flash sequencer of the frequency used	R/W*1, *2
b15 to b8	KEY[7:0]	Key Code	Key code	R/W*3

Note 1. Writing to these bits is possible only when the FSTATR.FRDY flag is 1. Writing to these bits while the FSTATR.FRDY flag = 0 is ignored.

Note 2. Writing to these bits is enabled only when 1Eh is written to the KEY[7:0] bits in 16-bit units.

Note 3. Written values are not retained by these bits. These bits are read as 0.

This register specifies the frequency of the FlashIF clock (FCLK) generated in the clock generator and notifies the flash sequencer of the frequency used. The flash sequencer determines the FACI command processing time based on the frequency notified by the FPCKAR register. The initial value is set to the maximum operating frequency of the FCLK.

PCKA[7:0] Bits (Flash Sequencer Processing Clock Frequency Notification)

These bits are used to specify the frequency of the FCLK generated in the clock generator and to notify the flash sequencer of the frequency used. Set the desired frequency in these bits before issuing an FACI command. Specifically, convert the frequency represented in MHz into a binary number and set it in these bits.

Example: When frequency is 35.9 MHz (PCKA[7:0] = 24h)

Round up the first decimal place of 35.9 MHz to a whole number (= 36) and convert it into a binary number.


If the value set in these bits is smaller than the frequency of the FCLK, the rewriting characteristics of the flash memory cannot be guaranteed. Conversely, if the value set in these bits is greater than the frequency of the FCLK, the rewriting characteristics of the flash memory can be guaranteed although the FACI command processing time such as time for rewriting will increase (the FACI command processing time becomes the shortest when the frequency of the FCLK is the same as the value set in the bits).

KEY[7:0] Bits (Key Code)

These bits control permission and prohibition of writing to the PCKA[7:0] bits.

44.4.23 Unique ID Register n (UIDRn) (n = 0 to 2)

Address(es): FLASH.UIDR0 007F B174h, FLASH.UIDR1 007F B1E4h, FLASH.UIDR2 007F B1E8h



Note: These registers are only readable when the SYSCR0.ROME bit is 1 (the on-chip ROM is enabled).

The UIDRn is a read-only register that stores a 12-byte ID code (unique ID) for identifying the individual MCU. The UIDRn register should be read in 32-bit units.

44.5 Overview of Functions

44.5.1 ROM Cache

This MCU has three types of cache as listed below.

- Instruction fetching cache (IF cache): 8 Kbytes
- Data cache (OA cache): 16 bytes
- Data cache (DM cache): 16 bytes

The IF cache and OA cache are for the CPU, and the DM cache is for bus masters other than the CPU, such as the DMAC and DTC.

After release from a reset, the caches are automatically invalidated following programming and erasure of the flash memory.

The area subject to caching is the 4-Mbyte address range from FFC0 0000h through FFFF FFFFh, in which up to two areas can be set as not within the scope of caching (non-cacheable areas).

44.5.1.1 Setting Non-Cacheable Area

Parts of the flash memory of this MCU that are within the cacheable areas can be set as not in the scope of caching by setting the NCRGn and NCRCn registers ($n = 0, 1$). Figure 44.4 shows the settings of each register and the non-cacheable areas.




Figure 44.4 Specifying a Non-Cacheable Area ($n = 0, 1$)

The restrictions shown below in Table 44.5 apply to the settings of the NCRn.NCSZ[16:0] bits and of the NCRGn register.

Table 44.5 Restrictions Applying to the Settings of the NCRn.NCSZ[16:0] Bits and of the NCRGn Register

Settings of the NCRn.NCSZ[16:0] Bits	Restrictions Applying to the Settings of the NCRGn Register
0 0000 0000 0000 0000: 16 bytes	No restriction
0 0000 0000 0000 0001: 32 bytes	Bit 4 in the NCRGn register is ignored.
0 0000 0000 0000 0011: 64 bytes	Bits 5 and 4 in the NCRGn register are ignored.
0 0000 0000 0000 0111: 128 bytes	Bits 6 to 4 in the NCRGn register are ignored.
0 0000 0000 0000 1111: 256 bytes	Bits 7 to 4 in the NCRGn register are ignored.
0 0000 0000 0001 1111: 512 bytes	Bits 8 to 4 in the NCRGn register are ignored.
0 0000 0000 0011 1111: 1 Kbyte	Bits 9 to 4 in the NCRGn register are ignored.
0 0000 0000 0111 1111: 2 Kbytes	Bits 10 to 4 in the NCRGn register are ignored.
0 0000 0000 1111 1111: 4 Kbytes	Bits 11 to 4 in the NCRGn register are ignored.
0 0000 0001 1111 1111: 8 Kbytes	Bits 12 to 4 in the NCRGn register are ignored.
0 0000 0011 1111 1111: 16 Kbytes	Bits 13 to 4 in the NCRGn register are ignored.
0 0000 0111 1111 1111: 32 Kbytes	Bits 14 to 4 in the NCRGn register are ignored.
0 0000 1111 1111 1111: 64 Kbytes	Bits 15 to 4 in the NCRGn register are ignored.
0 0001 1111 1111 1111: 128 Kbytes	Bits 16 to 4 in the NCRGn register are ignored.
0 0011 1111 1111 1111: 256 Kbytes	Bits 17 to 4 in the NCRGn register are ignored.
0 0111 1111 1111 1111: 512 Kbytes	Bits 18 to 4 in the NCRGn register are ignored.
0 1111 1111 1111 1111: 1 Mbyte	Bits 19 to 4 in the NCRGn register are ignored.

44.5.2 Methods of Programming and Erasure

By using a flash-memory programmer to program the flash memory of this MCU, the device can be rewritten regardless of whether this is before or after it is mounted on the target system.

Furthermore, security functions to prohibit rewriting or reading of the user program written to the flash memory are incorporated, and this can prevent falsification and illicit reading of the programs by third parties. Blocks 8 and 9 of the code flash memory can also be protected against reading by using the TM function.

Programming by the user program (self-programming) is available to suit applications where the application on the target system may require updating after manufacturing or shipment. Protection features for the safe rewriting of the flash memory are also incorporated. Furthermore, interrupt processing during self-programming is supported, so programming can proceed at the same time as processing for external communications, etc., and this is the case in various situations.

Table 44.6 lists the overview of the methods of programming and the corresponding operating modes.

Table 44.6 Methods of Programming

Method of Programming	Functional Overview	Operating Mode
Programming by a flash-memory programmer	A serial programmer is capable of on-board programming of the flash memory after the device is mounted on the target system. The TM function can be in enabled or disabled at this time.	Boot mode
	A parallel programmer and dedicated programming adapter board allow off-board programming of the flash memory, i.e. programming of the device before it is mounted on the target system.	
Self-programming	<p>The execution of the user program that is written to code flash memory in advance by serial programming executing is also capable of programming the flash memory. The TM function can be in the enabled state at this time.</p> <p>The background operation capability makes it possible to fetch instructions or otherwise read data from code flash memory while the data flash memory is being programmed. Therefore, the data flash memory can be rewritten by executing a program for writing contained by the code flash memory.</p> <p>In cases where background operation is not possible, instructions in the code flash memory cannot be fetched and data cannot be accessed while code flash memory is being re-written by self-programming. In such cases, a program for programming must be transferred to the internal RAM or external memory in advance and executed.</p>	Single-chip mode On-chip ROM enabled extended mode User boot mode

The flash memory area where programming and erasure are permitted and the boot program after a reset are different according to each mode. The differences between modes are listed in Table 44.7.

Table 44.7 Differences between Modes

Item	Single-chip Mode or On-chip ROM Enabled Extended Mode		User Boot Mode	Boot Mode (SCI, USB or FINE Interface)
	Single-chip Mode	On-chip ROM Enabled Extended Mode		
Programmable and erasable area	<ul style="list-style-type: none"> User area Data flash memory Option-setting memory (programming only) 		<ul style="list-style-type: none"> User area Data flash memory Option-setting memory (programming only) 	<ul style="list-style-type: none"> User area Data flash memory User boot area Option-setting memory
Boot program at a reset	User area program		User boot area program	Boot program

Table 44.8 lists the functions of the flash memory. Serial programmer commands realize each function of serial programming, while reading of the flash memory by an FACI command or the user program realizes each function of self-programming.

For security function settings, refer to section 7.2.1, Serial Programmer Command Control Register (SPCC), in section 7, Option-Setting Memory (OFSM).

Table 44.8 List of Basic Functions

Function	Functional Overview	Support Status	
		Serial Programming	Self-programming
Blank check	This is used to check a specified block to ensure that writing to it has not already proceeded. Results of reading from data flash memory to which nothing has been written after erasure are not guaranteed, so use blank checking to confirm that programming to memory has not proceeded after erasure.	Supported	Supported
Block erasure	Erases the memory contents in the specified block.	Supported	Supported
Programming	Write to the specified address.	Supported	Supported
Verify/Checksum	Compares the data read from flash memory and the data transferred from a flash memory programmer.	Supported	Not supported (read by user program is possible)
Read	Read data programmed to flash memory.	Supported	Supported
Setting of control or ID codes	Sets the OSIS register.	Supported	Supported
Setting the security functions	Sets the SPCC register and enables the following functions. <ul style="list-style-type: none"> • Serial programmer ID code protection • Prohibition of serial programmer connection • Prohibition of block erase commands • Prohibition of programming commands • Prohibition of read commands 	Supported	Supported with conditions (Only switching the configuration from disabled to enabled is possible)
Setting the protection function	Configures lock bits for each block in code flash memory.	Supported	Supported
Configuration clearing	Erases the configuration setting area. Disables the TM function.	Supported	Not supported
Setting the TM function	Sets the TM function.	Supported	Supported with conditions (Only switching the configuration from disabled to enabled is possible)

44.5.3 Security Functions

The flash memory supports various security functions.

The security function includes on-chip debugger ID code protection, serial programmer ID code protection, prohibition of serial programmer connection, prohibition of commands (for block erasure, programming, and reading), and ROM code protection.

In serial programming, serial programmer ID code protection, prohibition of serial programmer connection, and prohibition of commands (for block erasure, programming, and reading), can be used. On-chip debugger ID code protection can be used during connection of the on-chip debugger. In off-board programming, ROM code protection can be used.

Table 44.9 lists the security functions supported by the flash memory, and Table 44.10 lists the operations with security settings.

Table 44.9 Lists of Security Functions

Function	Description
On-chip debugger ID code protection	Connection of an on-chip debugger can be controlled by judging the ID code.
Serial programmer ID code protection	Connection of a serial programmer can be controlled by judging the control code or ID code.
Prohibition of serial programmer connection	The connection of a serial programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a serial programmer is prohibited, changing a security setting from "disabled" to "enabled" is not possible.
Prohibition of block erase commands	Block erase commands, area erase command, and configuration clearing command at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when prohibition of block erase commands is enabled, changing a security setting from "disabled" to "enabled" is not possible.
Prohibition of programming commands	Programming commands are prohibited at the time of serial programming, and a condition applies to the execution of block erase commands and area erase command. Only through execution of the configuration clearing command can the prohibition be lifted.
Prohibition of read commands	Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command can the prohibition be lifted.
ROM code protection	This function is to prohibit reading, programming, and erasure of the flash memory when a parallel programmer is in use.

Table 44.10 Operations with Security Settings

Function	Programming/Erasing/Reading with Respective Security Settings		Notes for Security Setting	
	Serial Programming	Self-Programming	Serial Programming	Self-Programming
Serial programmer ID code protection	(When the ID codes do not match) Block erase commands: Not supported Programming commands: Not supported Read commands: Not supported (When the ID codes match) Block erase commands: Supported Programming commands: Supported Read commands: Supported	(Judgment of the ID codes is not performed.) Block erase commands: Supported Programming commands: Supported Read commands: Supported	The configuration clearing command can initialize the setting for prohibition. The setting for prohibition of block erase commands is not available. The setting for prohibition of programming commands is not available. The setting for prohibition of read commands is not available.	(Judgment of the ID codes is not performed.)
Prohibition of serial programmer connection	Block erase commands: Not supported Programming commands: Not supported Read commands: Not supported	Block erase commands: Supported Programming commands: Supported Read commands: Supported	Since execution of the configuration clearing command is prohibited, initialization of the setting for prohibition is not possible.	Since the configuration clearing command is not supported, initialization of the setting for prohibition is not possible.
Prohibition of block erase commands	Block erase commands: Not supported Programming commands: Supported Read commands: Supported	Block erase commands: Supported Programming commands: Supported Read commands: Supported	Since execution of the configuration clearing command is prohibited, initialization of the setting for prohibition is not possible. Serial programmer ID code protection can not be enabled because the execution of the serial programming ID code setting command is prohibited.	Since the configuration clearing command is not supported, initialization of the setting for prohibition is not possible.
Prohibition of programming commands	Block erase commands: Supported with conditions*1 Programming commands: Not supported Read commands: Supported	Block erase commands: Supported Programming commands: Supported Read commands: Supported	The configuration clearing command can initialize the setting for prohibition. Serial programmer ID code protection can not be enabled because the execution of the serial programming ID code setting command is prohibited.	Since the configuration clearing command is not supported, initialization of the setting for prohibition is not possible.
Prohibition of read commands	Block erase commands: Supported Programming commands: Supported Read commands: Not supported	Block erase commands: Supported Programming commands: Supported Read commands: Supported		

Note 1. For details, refer to section 44.9.43, Flow for Erasure when Prohibition of Programming Commands is Enabled.

44.5.4 Protection Function

44.5.4.1 Software Protection

Software protection disables programming and erasure of the user area through the settings of control registers and lock bit settings in the user area. If an attempt is made to issue an FACI command against software protection, the flash sequencer enters the command-locked state.

(1) Protection through FWEPROR Register

Programming cannot proceed in any mode unless the FWEPROR.FLWE[1:0] bits are set to 01b.

(2) Protection through FENTRYR Register

When the FENTRYR register is set to 0000h, the flash sequencer enters read mode. In read mode, FACI commands cannot be accepted. If an attempt is made to issue an FACI command in read mode, the flash sequencer enters the command-locked state.

(3) Protection through Lock Bit

Each block in the user area includes a lock bit. When the FPROTR.FPROTCN bit is 0, blocks whose lock bit is set to 0 are disabled from being programmed/erased. To program or erase blocks whose lock bit is set to 0, set the FPROTR.FPROTCN bit to 1. When the lock bit protection is violated and programming, block erase or lock-bit programming command is issued for the user area, the flash sequencer enters the command-locked state.

44.5.4.2 Error Protection

Error protection detects erroneous issuance of FACI commands, unauthorized access, and flash sequencer malfunction. FACI command acceptance is disabled (command-locked state) in response to the detection of these errors. The flash memory cannot be programmed or erased while the flash sequencer is in the command-locked state. For release from the command-locked state, issue a status clear or forced stop command while the CFAE and DFAE flags in the FASTAT register are 0. The status clear command can only be used while the FSTATR.FR DY flag is 1. The forced stop command can be used regardless of the value of the FRDY flag.

Generation of a flash access error (FIFERR) interrupt detects malfunction. An FIFERR interrupt is generated under any of the following conditions.

- When violation in access to the data flash memory occurred (the FASTAT.DFAE flag is 1) while the FAEINT.DFAEIE bit is 1
- When the flash sequencer enters the command lock state (when the FASTAT.CMDLK flag is 1) while the FAEINT.CMDLKIE bit is 1
- When violation in access to the code flash memory occurred (when the FASTAT.CFAE flag is 1) while the FAEINT.CFAEIE bit is 1

When the flash sequencer enters the command-locked state in response to a command other than the P/E suspend command during programming or erasure processing, the flash sequencer continues the processing for programming or erasure. In this state, the P/E suspend command cannot be used to suspend the processing for programming or erasure. If a command is issued in the command-locked state, the FSTATR.ILGLERR flag becomes 1 and the other flags retain the values set due to previous error detection.

Table 44.11 shows error protection types and status bit values after error detection.

Table 44.11 Error Protection Type

Error Type	Description	ILGLERR	ERSERR	PRGERR	FLWEERR	CFAE	DFAE
FENTRYR setting error	The FENTRYR register setting is AA81h	1	0	0	0	0	0
	The FENTRYR register value at suspension disagrees with that at resumption	1	0	0	0	0	0
Illegal command error	Access with an undefined code was attempted in the first access by the FACL command	1	0	0	0	0	0
	The value specified in the last access of the multiple-access FACL command is not D0h.	1	0	0	0	0	0
	The value "N" (refer to Table 44.17) specified in the second write access of an FACL command in the programming or configuration setting command is wrong.	1	0	0	0	0	0
	After a blank check command has been issued under one of the following conditions <ul style="list-style-type: none"> When the FBCNT.BCDIR bit is 0, and the value in FSADDR register > that in FEADDR register When the FBCNT.BCDIR bit is 1, and the value in FEADDR register > that in FSADDR register The setting range of bits b18 to b0 in FEADDR register is between 0 8000h and 7 FFFFh 	1	0	0	0	0	0
	An FACL command not acceptable in each mode has been issued (refer to Table 44.14)	1	0	0	0	0	0
	An FACL command has been issued when command acceptance conditions are not satisfied (refer to Table 44.15)	1	0/1	0/1	0/1	0/1	0/1
Erasure error	An error occurs during erasure	0	1	0	0	0	0
	A block erase command has been issued against lock bit protection.	0	1	0	0	0	0
Programming error	An error occurs during programming	0	0	1	0	0	0
	A programming or lock-bit programming command has been issued against lock bit protection.	0	0	1	0	0	0
Code flash memory access violation	After a programming command, block erase command, lock-bit programming command, or lock-bit reading command has been issued under the following settings in code flash memory P/E mode <ul style="list-style-type: none"> The setting value of bits 23 to 0 in FSADDR register is within the range from 00 0000h to EF FFFFh², or from 00 0000h to F7 FFFFh³ 	1	0	0	0	1	0
Data flash memory access violation	After a programming command or block erase command has been issued under the following settings in data flash memory P/E mode <ul style="list-style-type: none"> The setting value of bits 18 to 0 in FSADDR register is within the range from 0 8000h to 7 FFFFh 	1	0	0	0	0	1
	After a configuration setting command has been issued under the following settings in data flash memory P/E mode <ul style="list-style-type: none"> The setting value of bits 18 to 0 in FSADDR register is within the range from 0 0000h to 0 003Fh, or from 0 0100h to 7 FFFFh 	1	0	0	0	0	1
Others	The FACL command-issuing area has been accessed in read mode	1	0	0	0	0	0
	The FACL command-issuing area has been read in code flash memory P/E mode or data flash memory P/E mode	1	0	0	0	0	0
Flash write/erase protect error	A flash memory write protection error has been detected by the setting of the FWEPROR register ^{*1} during command processing by the flash sequencer.	0	0/1	0/1	1	0	0
Configuration set ECC error	A 2-bit error has been detected when the configuration setting value is read.	0	0	0	0	0	0
Programming parameter ECC error	A 2-bit error has been detected when the programming parameter table is read.	0	0	0	0	0	0

Note 1. For details on the FWEPROR register, refer to section 44.4.5, Flash P/E Protect Register (FWEPROR).

Note 2. For products with 128 Kbytes of RAM

Note 3. For products with 64 Kbytes of RAM

44.5.4.3 Boot Program Protection

(1) User Boot Protection

The user boot area can only be written in boot mode (SCI or USB interface). Since this area is usually write-protected in normal operating mode and user boot mode, it can be used for the safe storage of programs such as a boot program.

44.5.5 Suspend Function

Reading from the user area/data area without using the BGO function is not possible during programming or erasure. When a P/E suspend command is issued to suspend the programming or erasure of the user area/data area, reading from the user area/data area is enabled. Regarding P/E suspend commands, there are one suspend command mode for programming and two suspend command modes for erasure (suspension priority mode and erasure priority mode). To resume suspended programming or erasure, the P/E resume command is available.

44.5.6 Trusted Memory

This MCU has a trusted memory (hereafter called TM) facility to prevent the reading of blocks 8 and 9 in the user area by third party software. When set as trusted memory, these areas are suitable for storing software that handles processing for encryption algorithms, device control software that is associated with proprietary or confidential know-how, purchased middleware, and so on.

Table 44.12 lists the specifications of the TM function, Table 44.13 lists access restrictions within the TM target area when the TM function is enabled, and Figure 44.5 shows the cases where the CPU is able to operate in relation to the TM target area.

Table 44.12 TM Specifications

Item	Description
TM target area	Blocks 8 and 9 in the user area (64 Kbytes in total)
Access restrictions when TM is enabled	Refer to Table 44.13, Restrictions on Access to the TM Target Area while the TM Function is Enabled.
How to run program code when the TM function is enabled	When the TM function is enabled, starting to run program code in an area being handled as TM is only possible with a branch instruction from program code outside the areas being handled as TM.
Interrupt processing during the execution of program code in an area being handled as TM while the TM function is enabled	Both the acceptance of requests for interrupt processing and return from interrupt processing are possible.
Security function	Enabling the TM function restricts access to program code in the areas for handling as TM to instruction fetching only
Protection functions	<ul style="list-style-type: none"> Restrictions on data access to the TM target area when the TM function is enabled*1 Once enabled, the TM function prevents its own disabling until the areas being handled as TM target area are erased. Once enabled, the TM function prevents further writing to the areas being handled as TM target area

Note 1. Access to data in operations that include the borders of the TM target areas is also not allowed.

Table 44.13 Restrictions on Access to the TM Target Area while the TM Function is Enabled

Type of Access	CPU	DMAC/DTC
Instruction fetching	Yes	—
Access to data*1	No	No

Note: The same restrictions apply to on-chip debuggers as to the DMAC in the table above. For the operation of the OCD you are using in relation to the TM target area, refer to the manual of the given OCD.

Note 1. Place data to which access will be required in areas other than the TM target areas.




Figure 44.5 Cases where CPU is Allowed to Operate in Relation to the TM Target Area when the TM Function is Enabled

44.5.6.1 Allocating Program Code to the TM Target Area

When the TM function is enabled, implement countermeasures in the form of software for the TM target area as required as further measures to prevent the running of programs for access to consecutive addresses in the TM target areas from areas outside the TM target areas.

44.5.6.2 How to Enable the TM Function

(1) By Self-Programming

After writing to blocks 8 and 9 of the user area, i.e. the target areas for TM, use the configuration setting command of the FACI to enable the TM function.

Figure 44.6 is a flowchart of the procedure for enabling the TM function by self-programming.




Figure 44.6 Flowchart for Enabling the TM Function by Self-Programming

(2) By Using Boot Mode

In boot mode, use the TM setting command among the boot commands to enable the TM function after writing to blocks 8 and 9 of the user area.

For the TM setting command among the boot commands, refer to section 44.9.36, TM Setting Command.

Figure 44.7 is a flowchart of enabling the TM function in boot mode.




Figure 44.7 Flowchart for Enabling the TM Function by Using Boot Mode

44.5.6.3 How to Disable the TM Function

The TM function cannot be disabled unless the TM target areas are first erased with the configuration clearing command. Do not use the configuration clearing command for this purpose unless the TM function is to be disabled.

Figure 44.8 is a flowchart of disabling the TM function in boot mode.




Figure 44.8 Flowchart for Disabling the TM Function in Boot Mode

44.5.6.4 Notes on Enabling the TM Function

(1) Protection against Access to the TM Target Areas

While the TM function is enabled, the only type of access to the TM target areas is instruction fetching by the CPU, so do not allocate data to the TM target areas.

If the CPU, DMAC, DTC, or OCD attempt access to data in the TM target areas while the TM function is enabled, values are always read as 0 instead of the actual values.

(2) Further Writing to the TM Target Areas

Further writing to the TM target areas is not allowed as long as the TM function is enabled.

If you need to write further data, follow the procedure described in section 44.5.6.3, How to Disable the TM Function; and follow the procedure described in section 44.5.6.2, How to Enable the TM Function, to program blocks 8 and 9 of the code flash memory and to re-enable the TM function.

To erase the user area, user boot area, and data area, refer to section 44.9.43, Flow for Erasure when Prohibition of Programming Commands is Enabled.

(3) Executing the Configuration Clearing Command

Follow the procedure in section 44.5.6.3, How to Disable the TM Function, before issuing the configuration clearing command.

(4) When the MPU Setting is for Access to the TM Target Areas

When the TM function is enabled, even if the MPU is set to allow access to the TM target areas, the TM function takes priority.

(5) FACI Block Erase Command for the TM Target Areas

There are no special restrictions on block erasure of the TM target areas with the FACI block erase command.

Accordingly, since each area corresponds to an erase block, the areas can be erased by issuing the block erase command.

(6) Effect on the Setting for Command Protection

Executing the configuration clearing command to disable the TM function also initializes the command protected state at the same time.

(7) Conditions for Correct Operation of the TM Function

The TM function operates normally under the conditions prescribed in section 45, Electrical Characteristics.

44.6 Flash Sequencer

44.6.1 Operating Modes of the Flash Sequencer

The flash sequencer has three operating modes as shown in Figure 44.9. Transitions between modes are initiated by changing the value of the FENTRYR register.

When the value of the FENTRYR register is 0000h, the flash sequencer is in read mode. In this mode, it does not receive FACI commands. The code flash memory and data flash memory are readable.

When the value of the FENTRYR register is 0001h, the flash sequencer is in code flash memory P/E mode where the code flash memory can be programmed or erased by FACI commands. In this mode, the code flash memory and data flash memory is not readable.

When the value of the FENTRYR register is 0080h, the flash sequencer is in data flash memory P/E mode where the data flash memory can be programmed or erased by FACI commands. In this mode, the data flash memory is not readable. However, the code flash memory is readable.




Figure 44.9 Modes of the Flash Sequencer

44.6.2 Read Mode

Read mode is for high-speed reading of the code flash memory or data flash memory.

(1) Code Flash Memory

Special settings are not required to read code flash memory in single-chip mode, on-chip ROM enabled extended mode, or user boot mode. Data can simply be read out through access to addresses in the code flash memory.

When reading code flash memory that has been erased but not yet been programming again (i.e. that is in the non-programmed state), all bits are read as 1.

(2) Data Flash Memory

Special settings are not required to read data flash memory in single-chip mode, on-chip ROM enabled extended mode, or user boot mode. Data can simply be read out through access to addresses in the data flash memory.

Values read from data flash memory that has been erased but not yet been programming again (i.e. that is in the non-programmed state) are undefined. Use blank checking when you need to confirm that an area is in the non-programmed state.

44.6.3 P/E Modes

The P/E mode is for programming and erasure of the code flash memory or data flash memory.

(1) Code Flash Memory P/E Mode

In this mode, the code flash memory is in P/E mode, and the data flash memory is in read mode. The sequencer enters this mode when setting the FENTRYR.FENTRYD bit to 0 and the FENTRYR.FENTRYC bit to 1.

(2) Data Flash Memory P/E Mode

In this mode, the code flash memory is in read mode, and the data flash memory is in P/E mode. The sequencer enters this mode when setting the FENTRYR.FENTRYD bit to 1 and the FENTRYR.FENTRYC bit to 0.

44.6.4 Transitions of Operating Modes

Each FACI command can be accepted in a specific mode or state of the flash sequencer. FACI commands should be issued after the transition of the flash sequencer to the code flash memory P/E mode or data flash memory P/E mode and checking of the state of the flash sequencer. Use the FSTATR and FASTAT registers to check the state of the flash sequencer. The value of the FASTAT.CMDLK flag is the logical OR of values of the ILGLERR, ERSERR, PRGERR, and FLWEERR flags in the FSTATR register, and the CFAE and DFAE flags in the FASTAT register. Therefore, the occurrence of errors can be checked by reading the value of the FASTAT.CMDLK flag.

Table 44.14 lists the available commands in each operating mode.

Table 44.14 Operating Mode and Available Commands

Operating Mode	FENTRYR Register Value	Available Commands
Read mode	0000h	None
Code flash memory P/E mode	0001h	Programming Block erase P/E suspend P/E resume Status clear Forced stop Lock-bit programming Lock-bit read
Data flash memory P/E mode	0080h	Programming Block erase P/E suspend P/E resume Status clear Forced stop Blank check Configuration setting

Table 44.15 shows the state of the flash sequencer and acceptable FACI commands. An appropriate mode is assumed to be set before the commands are executed.

Table 44.15 Acceptable FACI Commands and the State of the Flash Sequencer

	Processing of Programming or Erasure ^{*5}	Processing of Configuration Setting	Processing to Suspend Programming or Erasure	Blank checking or lock bit reading	Programming Suspended	Erasure Suspended	Programming while Erasure is Suspended	Command-Locked State (FRDY = 1)	Command-Locked State (FRDY = 0)	Lock-Bit Programming	Processing of Forced Stop Command	Other State
FRDY flag	0	0	0	0	1	1	0	1	0	0	0	1
SUSRDY flag	1	0	0	0	0	0	0	0	0	0	0	0
ERSSPD flag	0	0	0/1	0/1	0	1	1	0/1	0/1	0	0	0
PRGSPD flag	0	0	0/1	0/1	1	0	0	0/1	0/1	0	0	0
CMDLK flag	0	0	0	0	0	0	0	1	1	0	0	0
Programming	x	x	x	x	x	✓ ^{*3}	x	x	x	x	x	✓
Block erase	x	x	x	x	x	x	x	x	x	x	x	✓
P/E suspend	✓	x	x	x	x	x	x	—	x	x	x	—
P/E resume	x	x	x	x	✓	✓	x	x	x	x	x	x
Status clear	x	x	x	x	✓	✓	x	✓	x	x	x	✓
Forced stop	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Blank check	x	x	x	x	✓ ^{*1}	✓ ^{*1}	x	x	x	x	x	✓ ^{*1}
Configuration setting	x	x	x	x	x	x	x	x	x	x	x	✓ ^{*1}
Lock-bit programming	x	x	x	x	x	x	x	x	x	x	x	✓ ^{*2}
Lock-bit read	x	x	x	x	✓ ^{*2}	✓ ^{*2, *4}	x	x	x	x	x	✓ ^{*2}

✓: Acceptable

x: Not acceptable (the sequencer in the command-locked state)

—: Ignored

Note 1. Acceptable only in data flash memory P/E mode

Note 2. Acceptable only in code flash memory P/E mode

Note 3. Programming is acceptable only for blocks other than blocks where erasure has been suspended.

Note 4. The value read out is undefined when a lock-bit read command is issued for a block where erasure was suspended.

Note 5. Cases that the programming or erasure processing is completed while the P/E suspend command is accepted are also included.

44.6.4.1 Transition to Code Flash Memory P/E Mode

To use the FACL commands for the code flash memory, a transition to code flash memory P/E mode is required. To shift to code flash memory P/E mode, set the FENTRYR.FENTRYC bit to 1.




Figure 44.10 Procedure for Transition to Code Flash Memory P/E Mode

44.6.4.2 Transition to Data Flash Memory P/E Mode

To use the FACL commands for the data flash memory, a transition to data flash memory P/E mode is required. To shift to data flash memory P/E mode, set the FENTRYR.FENTRYD bit to 1.




Figure 44.11 Procedure for Transition to Data Flash Memory P/E Mode

44.6.4.3 Transition to Read Mode

To read the flash memory without using the BGO function, a transition to read mode is required. To shift to read mode, set the FENTRYR register to 0000h. The transition to read mode should be made after processing by the flash sequencer is completed and while operation is in other than in the command-locked state. In addition, operation is started in read mode after release from the reset state.




Figure 44.12 Procedure for Transition to Read Mode

44.6.5 List of FACI Commands

Table 44.16 List of FACI Commands

FACI Command	Description
Programming	This is used to program the user area and data area. Units of programming are 256 bytes for the user area and 4 bytes for the data area.
Block erase	This is used to erase the user area (including the lock bit) and data area. The unit of erasure is one block. (user area: 8 K or 32 Kbytes, data area: 64 bytes)
P/E suspend	This suspends programming or erasure processing.
P/E resume	This resumes suspended programming or erasure processing.
Status clear	This initializes the ILGLERR, ERSERR, and PRGERR flags in the FSTATR register, and the CMDLK flag in the FASTAT register and releases the flash sequencer from the command-locked state.
Forced stop	This forcibly stops processing of FACI commands and initializes the FSTATR register.
Blank check	This is used to check if data areas are blank. Units of blank checking: 4 bytes to 32 Kbytes (specified in 4-byte units).
Configuration setting	This is used to set the configuration setting area. Units of setting: 16 bytes.
Lock-bit programming	This is used to program the lock bit for a user area. Units of programming: 1 bit (the lock bit for one block)
Lock-bit read	The lock bit for a user area is read and the result is stored in the FLKSTAT register. Units of reading: 1 bit (the lock bit for one block)

The FACI commands are issued by writing to the FACI command-issuing area (refer to Table 44.2). When write access as shown in Table 44.17 proceeds in the specified state, the flash sequencer executes the processing corresponding to the given command (refer to section 44.6.4, Transitions of Operating Modes).

Table 44.17 FACI Command Formats

FACI Commands	Number of Write Access	Data to be Written to the FACI Command-Issuing Area			
		1st Access	2nd Access	3rd to (N+2)th Access	(N+3)th Access
Programming (user area) 256-byte programming, N = 128	131	E8h	80h (= N)	WD ₁ to WD ₁₂₈	D0h
Programming (data area) 4-byte programming: N = 2	5	E8h	02h (= N)	WD ₁ and WD ₂	D0h
Block erase	2	20h	D0h	—	—
P/E suspend	1	B0h	—	—	—
P/E resume	1	D0h	—	—	—
Status clear	1	50h	—	—	—
Forced stop	1	B3h	—	—	—
Blank check	2	71h	D0h	—	—
Configuration setting N = 8	11	40h	08h (= N)	WD ₁ to WD ₈	D0h
Lock-bit programming	2	77h	D0h	—	—
Lock-bit read	2	71h	D0h	—	—

Note: WD_N (N = 1, 2,...): Nth 16-bit data to be programmed.

The flash sequencer clears the FSTATR.FR DY flag to 0 at the start of processing of a command other than the status clear command and sets this bit to 1 upon completion of command processing.

When the setting of the FRDYIE.FR DYIE bit is 1 and when the FSTATR.FR DY flag is set to 1, a flash ready (FRDY) interrupt is generated.

44.6.6 Usage of FACI Commands

This section gives an overview of the usage of FACI commands.

44.6.6.1 Overview Flow when FACI Command is Used

Figure 44.13 shows an overview flow when the FACI command is used.

When using the BGO function, the jump to the internal RAM or external area (other than code flash memory) is not required because an FACI command can be issued for the data flash memory by using the rewriting program in the code flash memory.

When the FCLK is changed, changing the FPCKAR register shortens time for processing the FACI command. For details, refer to section 44.4.22, Flash Sequencer Processing Clock Frequency Notification Register (FPCKAR).




Figure 44.13 Overview Flow when FACI Command is Used

44.6.6.2 Recovery from the Command-Locked State

When the flash sequencer enters the command-locked state, FACI commands cannot be accepted. To release the sequencer from the command-locked state, use the status clear command, or forced stop command, or FASTAT register. When the command-locked state is detected by checking for an error before issuing the P/E suspend command, the FSTATR.FRDY flag may hold 0 as the command processing has not been completed. If processing is not completed within the maximum programming/erasure time specified in section 45, Electrical Characteristics, this can be considered a timeout, and the flash sequencer should be stopped by the forced stop command.

When the FSTATR.ILGLERR flag is 1, check the FASTAT value. If the CFAE or DFAE flag in the FASTAT register is 1, set the CFAE or DFAE flag in the FASTAT register to 0 and then issue the status clearing and forced stop commands. The FSTATR.FLWERR flag is not changed from 1 to 0 by the status clear command. When these bits are set to 1, use the forced stop command for release from the command-locked state. The other bits that indicate the command-locked state can be changed from 1 to 0 by the status clear or forced stop command.




Figure 44.14 Recovery from the Command-Locked State

44.6.6.3 Programming Command

A programming command is used for writing to the user area and data area.

Before issuing a programming command, set the first address of the target block in the FSADDR register.

Writing D0h to the FACI command-issuing area at the final access of the FACI command-issuing starts the programming command processing. Completion of command processing can be checked by reading the FSTATR.FRDY flag. If the target area of programming command processing contains the area not for writing, write FFFFh to the corresponding area.

The FPROTR register must be set before issuing a programming command. To switch between enabling and disabling of the lock bits, the setting of the FPROTR register must be changed.

Issuing a programming command consecutively while the FACI internal data buffer is full leads to a wait on the peripheral bus 6 and this may affect on the bus accesses of the other peripheral IP modules. To avoid the generation of such a wait, issue an FACI command while the FSTATR.DBFULL flag is 0.

Writing to the data area will not lead to the data buffer becoming full.




Figure 44.15 Usage of the Programming Command

44.6.6.4 Block Erase Command

A block erase command is used to erase the user area, lock bit, and data area in single-block units.

Before issuing a block erase command, set the first address of the target block in the FSADDR register. Writing 20h and D0h to the FACL command-issuing area starts processing of a block erase command. Completion of command processing can be checked by reading the FSTATR.FRDY flag.

The FPROTR and FCPSR registers must be set before issuing the block erase command. To switch between enabling and disabling of the lock bits, the setting of the FPROTR register must be changed. To erase the lock bit, issue a block erase command while the FPROTR.FPROTCN bit is 1. The setting of the FCPSR register must be changed to switch the suspending method (suspension priority mode/erasure priority mode) by the P/E suspend command.




Figure 44.16 Usage of the Block Erase Command

44.6.6.5 P/E Suspend Command

The P/E suspend command is used to suspend programming or erasure. Before issuing a P/E suspend command, check that the FASTAT.CMDLK flag is 0, and the execution of programming/erasure is normally performed. To confirm that the P/E suspend command can be received, also check that the FSTATR.SUSRDY flag is 1. After issuing a P/E suspend command, read the FASTAT.CMDLK flag to confirm that its value is not 1 (the flash sequencer is not in the command-locked state).

If an error occurs during programming or erasure processing, the FASTAT.CMDLK flag is set to 1. When P/E processing is completed between the FSTATR.SUSRDY flag having been confirmed to be 1 and acceptance of the P/E suspension command, the P/E suspension command is ignored and the flash sequencer does not enter the suspended state (the FSTATR.FRDY flag is 1 and the ERSSPD and PRGSPD flags in the FSTATR register are 0).

When a P/E suspend command is received and then the programming/erasure suspend processing finishes normally, the flash sequencer enters the suspended state, the FSTATR.FRDY flag is set to 1, and the ERSSPD or PRGSPD flag in the FSTATR register is 1. After issuing a P/E suspend command, check that the ERSSPD or PRGSPD flag in the FSTATR register is 1 and the suspended state is entered, and then decide the subsequent flow. If a P/E resume command is issued in the subsequent flow although the suspended state is not entered, an illegal command error occurs and the flash sequencer shifts to the command-locked state (refer to section 44.5.4.2, Error Protection).

If the erasure suspended state is entered, programming to blocks targeted for other than erasure can be performed.

Additionally, the programming and erasure suspended states can shift to read mode by clearing the FENTRYR register.




Figure 44.17 Usage of the P/E Suspend Command

(1) Suspension during Programming

When issuing a P/E suspend command during the flash memory programming, the flash sequencer suspends programming processing. Figure 44.18 shows the suspend operation of programming. When receiving a programming-related command, the flash sequencer clears the FSTATR.FRDY flag to 0 to start programming. When the flash sequencer enters the state in which the P/E suspend command can be received after starting programming, it sets the FSTATR.SUSRDY flag to 1. When a P/E suspend command is issued, the flash sequencer receives the command and clears the FSTATR.SUSRDY flag to 0. When the flash sequencer receives a P/E suspend command while a programming pulse is being applied, the flash sequencer continues applying the pulse. After the specified pulse application time, the flash sequencer finishes pulse application, and starts the programming suspend processing and sets the FSTATR.PRGSPD flag to 1.

When the suspend processing finishes, the flash sequencer sets the FSTATR.FRDY flag to 1 to enter the programming suspended state. When receiving a P/E resume command in the programming suspended state, the flash sequencer clears the FSTATR.FRDY and FSTATR.PRGSPD flags to 0 and resumes programming.




Figure 44.18 Suspension during Programming

(2) Suspension during Erasure (Suspension Priority Mode)

This MCU has a suspension priority mode for the suspension of erasure. Figure 44.19 shows the suspend operation of erasure in suspension priority mode (the FCPSR.ESUSPMD bit is 0).

When receiving an erasure-related command, the flash sequencer clears the FSTATR.FRDY flag to 0 to start erasure. When the flash sequencer enters the state in which the P/E suspend command can be received after starting erasure, it sets the FSTATR.SUSRDY flag to 1. When a P/E suspend command is issued, the flash sequencer receives the command and clears the FSTATR.SUSRDY flag to 0. When receiving a suspend command during erasure, the flash sequencer starts the suspend processing and sets the FSTATR.ERSSPD flag to 1 even if it is applying an erasure pulse. When the suspend processing is completed, the flash sequencer sets the FSTATR.FRDY flag to 1 to enter the erasure suspended state. When receiving a P/E resume command in the erasure suspended state, the flash sequencer clears the FRDY and ERSSPD flags in the FSTATR register to 0 and resumes erasure. Operations of the FRDY, SUSRDY, and ERSSPD flags in the FSTATR register at the suspension and resumption of erasure are the same, regardless of the erasure suspend mode.

The setting of the erasure suspend mode affects the control method of erasure pulses. In suspension priority mode, when receiving a P/E suspend command while erasure pulse A that has never been suspended in the past is being applied, the flash sequencer suspends the application of erasure pulse A and enters the erasure suspended state. When receiving a P/E suspend command while reapplying erasure pulse A after erasure is resumed by a P/E resume command, the flash sequencer continues applying erasure pulse A. After the specified pulse application time, the flash sequencer finishes erasure pulse application and enters the erasure suspended state. When the flash sequencer receives a P/E resume command next and erasure pulse B starts to be newly applied, and then the flash sequencer receives a P/E suspend command again, the application of erasure pulse B is suspended. In suspension priority mode, delay due to suspension can be minimized because the application of an erasure pulse is suspended one time per pulse and priority is given to the suspend processing.




Figure 44.19 Suspension during Erasure (Suspension Priority Mode)

(3) Suspension during Erasure (Erasure Priority Mode)

This MCU has an erasure priority mode for the suspension of erasure.

Figure 44.20 shows the suspend operation of erasure when the erasure suspend mode is set to the erasure priority mode (the FCPSR.ESUSPMD bit is 1). The control method of erasure pulses in erasure priority mode is the same as that of programming pulses for the programming suspend processing.

When the flash sequencer receives a P/E suspend command while an erasure pulse is being applied, the flash sequencer definitely continues applying the pulse. In this mode, the required time for the whole erasure processing can be reduced as compared with the suspension priority mode because the reapplication of erasure pulses does not occur when a P/E resume command is issued.




Figure 44.20 Suspension during Erasure (Erasure Priority Mode)

44.6.6.6 P/E Resume Command

To resume suspended programming or erasure, use the P/E resume command. When the settings of the FENTRYR register are changed during suspension, reset the setting of the FENTRYR register to the value immediately before the P/E suspend command was issued, and then issue a P/E resume command. Completion of processing of the resumed command can be confirmed by reading the FSTATR.FRDY flag.




Figure 44.21 Usage of the P/E Resume Command

44.6.6.7 Status Clear Command

When one of the ILGLERR, ERSERR, PRGERR, and FLWEERR flag bits in the FSTATR register is set to 1, the flash sequencer enters the command-locked state. When one of the CFAE and DFAE flags in the FASTAT register is set to 1, the flash sequencer also enters the command lock state. In the command-locked state, the flash sequencer can accept only status clearing command or forced end command.

The status clear command is used to clear the command-locked state (refer to section 44.6.6.2, Recovery from the Command-Locked State). To clear the CMDLK flags in the FASTAT register, and the ILGLERR, ERSERR, and PRGERR flags in the FSTATR register in the command-locked state, the status clear command is available.

The FSTATR.FLWEERR flag cannot only be cleared by the status clearing command, but can only be cleared by the forced end command.




Figure 44.22 Usage of the Status Clear Command

44.6.6.8 Forced Stop Command

The forced stop command forcibly ends command processing by the flash sequencer. Although this command halts command processing in higher speed than the P/E suspension command, values from the area where programming or erasure was in progress are not guaranteed. Furthermore, resumption of processing is not possible. Processing of programming or erasure that was terminated by the forced stop command is also defined as one round of programming. Executing a forced stop command initializes the whole FCU and a part of the FACL. Also, it initializes the FASTAT.CMDLK flag, and the FSTATR register. Accordingly, this command can be used in the procedure for recovery from the command-locked state and in processing in response to a time-out of the flash sequencer (refer to section 44.6.6.2, Recovery from the Command-Locked State).




Figure 44.23 Usage of the Forced Stop Command

How to Use the Forced Stop Command when a Command is being issued

When processing is terminated by the forced stop command while a timeout is generated based on the DBFULL bit judgment of the program command, writing to the FACL command issuing area may be handled as the data written by the program command. In this case, read the FACL command issuing area and generate a command lock intentionally, then issue the forced stop command according to the method of returning from the command lock state. A command lock can be generated although the access size for reading the FACL command issuing area is in 8-, 16-, or 32-bit units.

44.6.6.9 Blank Check Command

Values read from data flash memory that has been erased but not yet been programming again (i.e. that is in the nonprogrammed state) are undefined. Use the blank check command when you need to confirm that an area is in the nonprogrammed state.

Before issuing a blank check command, set addressing mode, start and end addresses of the target area for blank checking to the FBCCNT, FSADDR, and FEADDR registers.

When the FBCCNT.BCDIR bit is 1, the value specified in the FSADDR register must be set at least the value specified in the FEADDR register.

When the FBCCNT.BCDIR bit is 0, the value specified in the FSADDR register must be the value specified in the FEADDR register or less.

When the settings of the FBCCNT.BCDIR bit, FSADDR register, and FEADDR register are inconsistent, the flash sequencer enters the command-locked state. The size of the target area for blank checking is in the range from 4 bytes to 32 Kbytes and is set in units of 4 bytes.

Write 71h and D0h to the FSCI command-issuing area to start blank checking. Completion of processing can be confirmed by the FSTATR.FRDY flag. At the end of processing, the result of blank checking is stored in the FBCSTAT.BCST flag. If the target area for blank checking includes areas where programming has been completed, the flash sequencer stores the address of the programmed data that it first detected in the FPSADDR register.




Figure 44.24 Usage of the Blank Check Command

44.6.6.10 Configuration Set Command

The configuration set command is used to set the configuration setting area.

Before issuing a configuration set command, set the specified address (shown in Table 44.18) in the FSADDR register. Writing D0h to the FACL command-issuing area in the final access for issuing the FACL command starts processing of the configuration set command.




Figure 44.25 Usage of the Configuration Set Command

The correspondence between the possible target data for configuration setting and the address value set in the FSADDR register is shown in Table 44.18. For details on the FSADDR register, refer to section 44.4.9, FACL Command Processing Start Address Register (FSADDR).

Table 44.18 Address Used by Configuration Set Command

Address	FSADDR Register Value	Setting Data	Timing when the Setting is Enabled
0012 0040h	0000 0040h	Serial programmer command control register (SPCC), TM enable flag register (TMEF)	When a reset or command is executed*1
0012 0050h	0000 0050h	OCD/serial programmer ID setting register (OSIS)	At a reset
0012 0060h	0000 0060h	TM identification data register (TMINF), option function select register 0 (OFS0), option function select register 1 (OFS1), endian select register (MDE)	At a reset
0012 007Ch	0000 0070h	ROM code protection register (ROMCODE)	At a reset

Note 1. The setting in the serial programmer command control register (SPCC) is enabled after a reset. The setting of the TM enable flag register (TMEF) is enabled when a reset or command is executed.

44.6.6.11 Lock-Bit Programming Command

The lock-bit programming command is used to write to a lock bit. The block erase command is used to erase a lock bit (refer to section 44.6.6.4, Block Erase Command).

Before issuing a lock-bit programming command, set the first address of the target block in the FSADDR register.

Writing 77h and D0h to the FACL command-issuing area starts processing of a lock-bit programming command.

The FPROTR register must be set before issuing a lock-bit programming command. To switch between enabling and disabling of the lock bits, the setting of the FPROTR register must be changed.




Figure 44.26 Usage of the Lock-Bit Programming Command

44.6.6.12 Lock-Bit Read Command

The lock-bit read command is used to read a lock bit.

Before issuing a lock-bit read command, set the first address of the target block in the FSADDR register. Writing 71h and D0h to the FACL command-issuing area starts processing of a lock-bit read command.

Completion of command processing can be confirmed with the FSTATR.FRDY flag. After command processing is completed, the result of reading the lock bit is stored in the FLKSTAT.FLOCKST flag.




Figure 44.27 Usage of the Lock-Bit Read Command

44.7 Boot Mode

There are two serial programming modes; the boot mode (SCI interface) with SCI, the boot mode (USB interface) with USB, and the boot mode (FINE interface) with FINE. Table 44.19 lists the I/O pins used in boot mode. I/O pins that are not used in boot mode are in the same state as that after a reset.

Table 44.19 I/O Pins Used in Boot Mode

Pin Name	I/O	Mode to be Used	Use
MD	Input	Boot mode (SCI interface)	Selection of operating mode
P00/UB	Input	User boot mode Boot mode (USB interface)	Selection of boot mode (SCI interface) or user boot mode*1/ boot mode (USB interface)
PD5/RXD1	Input	Boot mode (SCI interface)	For host communication (to receive data through SCI)
PD3/TXD1	Output		For host communication (to transmit data through SCI)
USB0_DP, USB0_DM	I/O	Boot mode (USB interface)	Data input/output of USB
PD2/USB0_VBUS	Input		Detection of connection and disconnection of USB cables
PE2/UPSEL	Input		Selection of USB bus-powered mode or self-powered mode
MD/FINED	I/O	Boot mode (FINE interface)	Selection of operating mode, FINE data I/O

Note 1. To enable user boot mode, the settings for UB code A and UB code B are required.

44.7.1 Boot Mode (SCI Interface)

In boot mode (SCI interface), the host sends control commands and data for programming, and the user area or data flash memory, and the user boot area can be programmed or erased. An on-chip SCI handles transfer between the host and this MCU in asynchronous mode. Tools for transmission of control commands and the data for programming must be prepared in the host.

When this MCU is activated in boot mode (SCI interface), the program (boot program) in a dedicated area within the MCU is executed. The boot program automatically adjusts the bit rate of the SCI and controls programming/erasure by receiving control commands from the host.

Figure 44.28 shows the system configuration for operations in boot mode (SCI interface).




Figure 44.28 System Configuration for Operations in Boot Mode (SCI Interface)

44.7.2 Boot Mode (USB Interface)

In boot mode (USB interface), the host sends control commands and data for programming, and the user area or data flash memory, and the user boot area can be programmed or erased. An on-chip USB handles transfer between the host and this MCU. Tools for transmission of control commands and the data for programming must be prepared in the host. Figure 44.29 shows the configuration of a system for use in boot mode (USB interface).




Figure 44.29 System Configuration in Boot Mode (USB Interface)

In boot mode (USB interface), self-powered mode or bus-powered mode is selected for operation. Release from the reset state while the low level is being applied to the MD and UPSEL pins and the high level is being applied to the UB pin selects self-powered mode. Release from the reset state while the low is being applied to the MD pin and the high level is being applied to the UPSEL and UB pins are high selects bus-powered mode.

Table 44.20 shows the enumeration information for each mode.

Table 44.20 Enumeration Information

USB Specification	Ver.2.0 (Full-Speed)	
Maximum current	Self-powered mode (PE2/UPSEL pin = Low)	100 mA
	Bus-powered mode (PE2/UPSEL pin = High)	500 mA

44.7.3 Boot Mode (FINE Interface)

The flash memory can be programmed and erased using the FINE in boot mode (FINE interface). The user area or data flash memory, and the user boot area can be rewritten.

44.7.3.1 Operating Conditions in Boot Mode (FINE Interface)

FINE is used to communicate with the serial programmer in boot mode (FINE Interface).

Figure 44.30 shows an Example of Pin Connections in Boot Mode (FINE Interface). Table 44.21 lists Pin Handling in Boot Mode (FINE Interface).

The example of pin connections shown in Figure 44.30 is a simplified circuit. Operations are not guaranteed in all systems.




Figure 44.30 Example of Pin Connections in Boot Mode (FINE Interface)

Table 44.21 Pin Handling in Boot Mode (FINE Interface)

Pin Name	Name	I/O	Function
VCC, VSS	Power supply input	Input	Input 2.7 V or higher to the VCC pin. Input 0 V to the VSS pin.
VCL	Decoupling capacitor connect pin	—	Connect to the VSS pin via a 0.47- μ F multilayer ceramic capacitor for stabilizing the internal voltage.
MD	Operating mode control/ data I/O	I/O	Connect the VCC pin via a resistor (pull up).
UB	Operating mode control	Input	Connect the VSS pin via a resistor (pull down).
RES#	Reset input	Input	Reset pin. Connect to the reset circuit.

44.8 Flash Memory Protection

Flash memory protection prevents the flash memory from being read or rewritten by the third party.

The on-chip debugger ID code protection is for connecting the on-chip debugger, and the serial programmer ID code protection is for connecting the serial programmer. ROM code protection is for connecting the parallel programmer.

44.8.1 ID Code Protection

There are two types of ID code protection: The on-chip debugger ID code protection is for connecting the on-chip debugger and the serial programmer ID code protection for connecting the serial programmer. The same ID codes are used for both functions, but operations differ.

For details, refer to section 7.2.2, OCD/Serial Programmer ID Setting Register (OSIS).

44.8.1.1 On-Chip Debugger ID Code Protection

This function is used to prohibit connection with the on-chip debugger (OCD).

The code sent from the OCD is compared with the ID code in the OCD/serial programmer ID setting register (OSIS) to determine whether they match. If they match, connection with the OCD is allowed. If they do not match, the OCD cannot be connected.

44.8.1.2 Serial Programmer ID Code Protection

This function is used to prohibit connection with the serial programmer. When the MCU is connected to a serial programmer, the ID code set in the OCD/serial programmer ID setting register (OSIS) and written in the option-setting memory is used to judge ID code protection on connection of the serial programmer.

The code sent from the serial programmer is compared with the ID code set in the OCD/serial programmer ID setting register (OSIS) to determine whether they match. If they match, connection with the serial programmer is allowed. If they do not match, the serial programmer cannot be connected. If the control code is 45h and the codes do not match three times in a row, all data in the flash memory are erased.

In user boot mode, serial programmer ID code protection function is not available.

44.8.2 ROM Code Protection

ROM code protection is a function to prohibit reading from or programming/erasure to the flash memory when the parallel programmer is used during off-board programming.

For details of the ROM code protection register, refer to section 7.2.8, ROM Code Protection Register (ROMCODE).

44.9 Boot Mode Communications Protocol

This section describes the communications protocol for use in boot mode. When developing a programmer, use this communications protocol to control it.

44.9.1 How to Start the Chip Up in Boot Mode (SCI Interface)

The chip starts up in boot mode (SCI interface) if both the MD and UB pins are at the low level on release from the reset state (i.e. when the level on the RES# pin changes from low to high). A waiting time of at least 400 ms is required while the RES# pin is held at the high level after the chip starts up in boot mode (SCI interface) until communications with the MCU can proceed.

Figure 44.31 shows the states of pins up to communications in boot mode (SCI interface) becoming possible.




Figure 44.31 States of Pins Up to Communications in Boot Mode (SCI Interface) Becoming Possible

44.9.2 State Transitions in Boot Mode

44.9.2.1 State Transitions in Boot Mode (SCI Interface)

Figure 44.32 shows a flowchart for transition to boot mode (SCI interface).




Figure 44.32 Flowchart for Transition to Boot Mode (SCI Interface)

(1) Matching the bit rates

When this MCU is activated in boot mode, the bit rate of the SCI is automatically adjusted to match that of the host. On completion of this automatic bit rate adjustment, this MCU transmits the value 00h to the host. On subsequent correct reception of the value 55h sent from the host, this MCU enters the communications establishment phase. For details on matching of the bit rates, refer to section 44.9.3, Automatic Adjustment of the Bit Rate.

(2) Communications establishment phase

The device, endian, frequency, and bit rate are selected in this phase. If serial programmer ID code protection is enabled, ID code authentication is performed. For the commands to use in the communications establishment phase, refer to section 44.9.5, Communications Establishment Phase.

(a) Waiting for a device type acquisition command

In this state, the MCU is waiting for a device type acquisition command to be sent from the host. When it receives a device type acquisition command, the state shifts to waiting for an endian notification command. For details of the device type acquisition command, refer to section 44.9.9, Device Type Acquisition Command.

(b) Waiting for an endian notification command

In this state, the MCU is waiting for an endian notification command to be sent from the host. When it receives an endian notification command, the state shifts to waiting for a frequency setting command. For details of the endian notification command, refer to section 44.9.10, Endian Notification Command.

(c) Waiting for a frequency setting command

In this state, the MCU is waiting for a frequency setting command to be sent from the host. When it receives a frequency setting command, the state shifts to waiting for a bit-rate setting command. For details of the frequency setting command, refer to section 44.9.11, Frequency Setting Command.

(d) Waiting for a bit-rate setting command

In this state, the MCU is waiting for a bit-rate setting command to be sent from the host. When it receives a bit-rate setting command, the state shifts to waiting for a synchronization command. For details of the bit-rate setting command, refer to section 44.9.12, Bit-Rate Setting Command.

(e) Waiting for a synchronization command

In this state, the MCU is waiting for a synchronization command to be sent from the host. When it receives a synchronization command, it determines whether the serial programmer ID code protection is enabled or disabled. When the ID code protection is disabled, the MCU enters the command waiting phase. When the ID code protection is enabled, it enters the state of waiting for a serial programming ID code check command. If the MCU has been set to prohibit the connection of a serial programmer, this MCU transmits an error code to indicate that connecting a serial programmer is prohibited and remains in the state of waiting for a synchronization command. For details of the synchronization command, refer to section 44.9.13, Synchronization Command.

(f) Waiting for a serial programming ID code check command

In this state, the MCU is waiting for a serial programming ID code check command to be sent from the host. The ID code sent is compared with the ID code written in the option-setting memory area, and the command waiting phase is entered if the two match. If they do not match, the next transition is back to the state of waiting for a serial programming ID code check command. If the control code is 45h and the codes do not match three times in a row, all data in the flash memory are erased.

For details of the ID code check command, refer to section 44.9.15, Serial Programming ID Code Check Command.

(g) Waiting for a serial programming ID code check command (after erasure)

After all blocks in the flash memory are erased, reboot the MCU in boot mode.

(3) Phase of waiting for commands

In this state, programming and erasure proceed in accord with commands from the host. For details of the commands that can be issued in the command waiting phase, refer to section 44.9.6, Command Waiting Phase.

44.9.2.2 State Transitions in Boot Mode (USB Interface)

Figure 44.33 shows a flowchart for transition to boot mode (USB interface).




Figure 44.33 Flowchart for Transition to Boot Mode (USB Interface)

(1) Initial Communications

Enumeration starts when this MCU is activated in boot mode (USB interface).

Once the process of enumeration between the host and this MCU is completed, send the value 00h from the host to this MCU three times.

This MCU ignores transmission of the value 00h from the host from the fourth time and onward.

This MCU returns 00h to the host when receiving the value 00h three times. On subsequent correct reception of the value 55h sent from the host, this MCU enters the communications establishment phase.




Figure 44.34 Initial Communications Between the Host and This MCU

(2) Communications establishment phase

The device, endian, frequency, and bit rate are selected in this phase. If serial programmer ID code protection is enabled, ID code authentication is performed. For the commands to use in the communications establishment phase, refer to section 44.9.5, Communications Establishment Phase.

(a) Waiting for a device type acquisition command

In this state, the MCU is waiting for a device type acquisition command to be sent from the host. When it receives a device type acquisition command, the state shifts to waiting for an endian notification command. For details of the device type acquisition command, refer to section 44.9.9, Device Type Acquisition Command.

(b) Waiting for an endian notification command

In this state, the MCU is waiting for an endian notification command to be sent from the host. When it receives an endian notification command, the state shifts to waiting for a frequency setting command. For details of the endian notification command, refer to section 44.9.10, Endian Notification Command.

(c) Waiting for a frequency setting command

In this state, the MCU is waiting for a frequency setting command to be sent from the host. When it receives a frequency setting command, the state shifts to waiting for a bit-rate setting command. For details of the frequency setting command, refer to section 44.9.11, Frequency Setting Command.

(d) Waiting for a bit-rate setting command

In this state, the MCU is waiting for a bit-rate setting command to be sent from the host. When it receives a bit-rate setting command, the state shifts to waiting for a synchronization command. For details of the bit-rate setting command, refer to section 44.9.12, Bit-Rate Setting Command.

(e) Waiting for a synchronization command

In this state, the MCU is waiting for a synchronization command to be sent from the host. When it receives a synchronization command, it determines whether the serial programmer ID code protection is enabled or disabled. When the ID code protection is disabled, the MCU enters the command waiting phase. When the ID code protection is enabled, it enters the state of waiting for a serial programming ID code check command. If the prohibition of serial programmer connection is enabled, this MCU transmits an error code to indicate that connecting a serial programmer is prohibited and remains in the state of waiting for a synchronization command. For details of the synchronization command, refer to section 44.9.13, Synchronization Command.

(f) Waiting for a serial programming ID code check command

In this state, the MCU is waiting for a serial programming ID code check command to be sent from the host. The ID code sent is compared with the ID code written in the option-setting memory area, and the command waiting phase is entered if the two match. If they do not match, the next transition is back to the state of waiting for a serial programming ID code check command.

If the control code is 45h and the codes do not match three times in a row, all data in the flash memory are erased. For details of the ID code check command, refer to section 44.9.15, Serial Programming ID Code Check Command.

(g) Waiting for a serial programming ID code check command (after erasure)

After all blocks in the flash memory are erased, reboot the MCU in boot mode.

(3) Phase of waiting for commands

In this state, programming and erasure proceed in accord with commands from the host. For details of the commands that can be issued in the command waiting phase, refer to section 44.9.6, Command Waiting Phase.

44.9.3 Automatic Adjustment of the Bit Rate

When this MCU is booted up in boot mode (SCI interface), asynchronous transfer by the SCI is used to measure the periods at low level of consecutive bytes with value 00h that are sent from the host. While the period at low level is being measured, set the host's SCI transfer format to 8-bit data, one stop bit, no parity, and a transfer rate of 9,600 bps. This MCU measures the periods at low level in the signal from the host, adjusts the bit rate of its SCI, and then sends the value 00h to the host.

If reception of the value 00h by the host is successful, the host responds by sending the value 55h to this MCU. If successful reception of 00h by the host is not possible, reboot this MCU in boot mode, and then repeat the process of automatically adjusting the bit rate. If reception of the value 55h by this MCU is successful, it responds by sending C1h to the host, and if successful reception of 55h by this MCU is not possible, it responds by sending FFh to the host.




Figure 44.35 Transfer Format Used by SCI in Automatic Adjustment of Bit Rate




Figure 44.36 Sequence of Transfer between Host and This MCU

For the host's SCI bit rate, ensure that SCI communications proceed under the conditions given in Table 44.22.

Table 44.22 Conditions for Automatic Bit-Rate Adjustment

Bit Rate of SCI in Host
9,600 bps

44.9.4 Packet Format

(1) Command packet

The host sends commands to this MCU in the format below.

S	L	L	C	Command information	S	E
O	N	N	O	(variable length)	U	T
H	H	L	M	(up to 255 bytes)	M	X

Symbol	Code	Description
SOH	01h	Start of a packet (1 byte)
LNH	—	Packet length (length of COM and the command information) (8 to 15 bits) (1 byte)
LNL	—	Packet length (length of COM and the command information) (0 to 7 bits) (1 byte)
COM	—	Command code (1 byte)
Command information	—	Command information (up to 255 bytes)
SUM*1	—	Two's complement of the sum of values of LNH, LNL, COM, and the command information (1 byte)
ETX	03h	End of a packet (1 byte)

Note 1. SUM indicates the 1 byte of data that produces 00h as the result of adding LNH, LNL, COM, the command information, and SUM itself.

(2) Status packet and data packet

Data transmission proceeds between the host and this MCU in the format below.

S	L	L	R	Data	S	E	E	
O	N	N	E	(variable length)	U	T	or	T
D	H	L	S	(up to 1024 bytes)	M	B	X	

Symbol	Code	Description
SOD	81h	Start of a packet (1 byte)
LNH	—	Packet length (length of RES and the data) (8 to 15 bits) (1 byte)
LNL	—	Packet length (length of RES and the data) (0 to 7 bits) (1 byte)
RES	—	Response code (1 byte)
Data	—	Data (up to 1024 bytes)
SUM*1	—	Two's complement of the sum of values of LNH, LNL, RES, and the data (1 byte)
ETB	17h	End of a packet (1 byte)
ETX	03h	End of the last packet (1 byte)

Note 1. SUM indicates the 1 byte of data that produces 00h as the result of adding LNH, LNL, RES, the data, and SUM itself.

44.9.5 Communications Establishment Phase

Table 44.23 lists the commands available in the commands establishment phase.

The synchronization command and ID authentication mode acquisition command can also be used in the command waiting phase.

Table 44.23 Commands Available in the Communications Establishment Phase

Command Name	Function
Device type acquisition	Transmits the oscillation frequency and CPU operating frequency (in Hz) supported by boot mode to the host.
Endian notification	Indicates whether big-endian or little-endian is to be used.
Frequency setting	Sets the values of the oscillation frequency and CPU operating frequency (in Hz).
Bit-rate setting	Changes the bit rate.
Synchronization	This command is used in processing for communications synchronization. It is also used when confirming whether the MCU can accept commands.
ID authentication mode acquisition	This command sends the enabled/disabled state of the serial programmer ID code protection to the host.
Serial programming ID code check	Determines whether the control code and ID code written in the option-setting memory matches the control code and ID code sent by the host.

In the communications establishment phase, send commands from the host in the order of the device type acquisition, endian notification, frequency setting, bit-rate setting, and synchronization commands according to the responses to commands. When serial programmer ID code protection is enabled, send the ID authentication mode acquisition or serial programming ID code check command following the synchronization command.

If commands are issued in an incorrect order or other commands are issued, this MCU returns a response indicating a flow error.

44.9.6 Command Waiting Phase

Table 44.24 lists the commands available in the command waiting phase.

The synchronization command and ID authentication mode acquisition command can also be used in the communications establishment phase.

Table 44.24 Commands Available in the Command Waiting Phase

Command Name	Function
Synchronization	Refer to Table 44.23.
Blank check	Check that a selected area is blank.
Block erase	Erases a selected single block.
Area erase	Erases the specified area.
Programming	Programs the selected area.
Read	Reads data from a selected area.
Lock-bit setting	Sets the lock bits.
Lock-bit acquisition	Obtains the settings of lock bits.
Lock bit enable	Enables the setting of lock bits.
Lock bit disable	Disables the setting of lock bits.
ID authentication mode acquisition	Refer to Table 44.23.
Command protection setting	Enables prohibition of block erase commands, programming commands, or read commands.
Command protection acquisition	Obtains the settings for protection against block erase commands, programming commands, and read commands.
Serial programming ID code setting	Sets the OSIS register. Also, sets the SPCC register and enables the serial programmer ID code protection.
ID code setting	Sets the OSIS register.
ID code acquisition	Obtains the OSIS setting.
Serial programmer connection prohibition	Sets the SPCC.SPE bit and enables the prohibition of serial programmer connection.
OFS setting	Sets the OFS0 and OFS1 registers.
OFS acquisition	Obtains the setting of the OFS0 and OFS1 registers.
Endian setting	Sets the MDE register.
Endian acquisition	Obtain the setting of the MDE register.
Configuration clearing	Erases the configuration setting areas and the TM target areas.
TM setting	Sets the TMEF and TMINF registers and enables the TM function.
TM acquisition	Acquires an indicator of whether the TM function is currently enabled or disabled, the contents of the TMINF register, and the addresses where the TM target areas start and end.
Simple addition checksum	Calculates the sum of values in a selected area.
Signature acquisition	Obtains information of the flash memory configuration.
ROM code setting	Sets the ROM code protection register.
ROM code acquisition	Obtains the settings of the ROM code protection register.

If the host has sent an undefined command, this MCU returns a response indicating an error in the form of a non-supported command.

44.9.7 Command Transfer Sequence

Though the sequence of transfer differs from command to command, common transfer sequences are used for the commands that only make settings for this MCU and for the commands that obtain information on the settings in this MCU. However, as the contents of the command packet, status packet, and data packet differ for each command, refer to the sections on the individual commands for details.

(1) Common transfer sequence for the commands that only make settings




Figure 44.37 Common Transfer Sequence for the Commands that Only Make Settings

(2) Common transfer sequence for the commands that obtain information on settings




Figure 44.38 Common Transfer Sequence for the Commands that Obtain Information on Settings

Table 44.25 Common Transfer Sequence

Command Name	Common Transfer Sequence Type
Device type acquisition	Command that obtains information on settings
Endian notification	Command that only makes a setting
Frequency setting	Command that obtains information on settings
Bit rate setting	Not in a common transfer sequence
Synchronization	Command that only makes a setting
ID authentication mode acquisition	Command that obtains information on settings
Serial programming ID code check	Command that only makes a setting
Blank check	Command that only makes a setting
Block erase	Command that only makes a setting
Area erase	Command that only makes a setting
Programming	Not in a common transfer sequence
Read	Not in a common transfer sequence
Lock-bit setting	Command that only makes a setting
Lock-bit acquisition	Command that obtains information on settings
Lock bit enable	Command that only makes a setting
Lock bit disable	Command that only makes a setting
Command protection setting	Command that only makes a setting
Command protection acquisition	Command that obtains information on settings
Serial programming ID code setting	Command that only makes a setting
ID code setting	Command that only makes a setting
ID code acquisition	Command that obtains information on settings
Serial programmer connection prohibition	Command that only makes a setting
OFS setting	Command that only makes a setting
OFS acquisition	Command that obtains information on settings
Endian setting	Command that only makes a setting
Endian acquisition	Command that obtains information on settings
Configuration clearing	Command that only makes a setting
TM setting	Command that only makes a setting
TM acquisition	Command that obtains information on settings
Simple addition checksum	Command that obtains information on settings
Signature acquisition	Command that obtains information on settings
ROM code setting	Command that only makes a setting
ROM code acquisition	Command that obtains information on settings

For the command transfer sequences that are not in a common transfer sequence, refer to the sections on the individual commands.

44.9.8 Non-supported Commands

When this MCU receives an undefined command packet, it returns an unsupported error (C0h) and enters the command waiting state.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
 LNH: Packet length (8 to 15 bits)
 LNL: Packet length (0 to 7 bits)
 COM: Command code*1
 SUM: Sum of values
 ETX: 03h

Note 1. Command code other than those specified in Table 44.24.

(2) Status packet structure

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: 80h | COM (command code)
 ERR: Error code
 C0h ("non-supported" error)
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 SUM: Sum of values
 ETX: 03h

44.9.9 Device Type Acquisition Command

This command is used to make the MCU send the input frequency and system clock frequency (in Hz) supported by boot mode (SCI interface).

This command can only be accepted in the communications establishment phase.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
 LNH: 00h
 LNL: 01h
 COM: 38h
 SUM: C7h
 ETX: 03h

(2) Data packet structure

S	L	L	R	T	O	O	C	C	S	E
O	N	N	E	Y	S	S	P	P	U	T
D	H	L	S	P	A	I	A	I	M	X

SOD: 81h
 LNH: 00h
 LNL: 19h
 RES: 38h (OK)
 TYP: Type code (8 bytes)*1
 OSA: Maximum input frequency (4 bytes)
 OSI: Minimum input frequency (4 bytes)
 CPA: Maximum system clock frequency (4 bytes)
 CPI: Minimum system clock frequency (4 bytes)
 SUM: Sum of values
 ETX: 03h

An example of the values sent is given below.

Maximum input frequency = 16,000,000 Hz

OSA (1st byte): 00h
 OSA (2nd byte): F4h
 OSA (3rd byte): 24h
 OSA (4th byte): 00h

Minimum input frequency = 16,000,000 Hz

OSI (1st byte): 00h
 OSI (2nd byte): F4h
 OSI (3rd byte): 24h
 OSI (4th byte): 00h

Maximum system clock (ICLK) = 120,000,000 Hz

CPA (1st byte): 07h
 CPA (2nd byte): 27h
 CPA (3rd byte): 0Eh
 CPA (4th byte): 00h

Minimum system clock: (ICLK) = 120,000,000 Hz

CPI (1st byte): 07h
 CPI (2nd byte): 27h
 CPI (3rd byte): 0Eh
 CPI (4th byte): 00h

Note 1. Reserved data

(3) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 38h (OK)
 SUM: C7h
 ETX: 03h

(4) Status packet structure, error occurrence 1

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: B8h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: B8h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.10 Endian Notification Command

This command is used to inform the MCU of the endian (big or little).

Specify either endian as the endian information according to the data to be programmed.

This command can only be accepted in the communications establishment phase.

(1) Command packet structure

S	L	L	C	E	S	E
O	N	N	O	N	U	T
H	H	L	M	D	M	X

SOH: 01h
 LNH: 00h
 LNL: 02h
 COM: 36h
 END: Endian information
 00h (big-endian)
 01h (little-endian)
 SUM: Sum of values
 ETX: 03h

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 36h (OK)
 SUM: C9h
 ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: B6h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 D7h (endian error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.11 Frequency Setting Command

This command is used to set the values of oscillation frequency and CPU operating frequency (in Hz).

In boot mode (SCI interface) or boot mode (FINE interface), the HOCO runs at 16 MHz and the ICLK runs at 120 MHz, so set the input frequency to 16 MHz and the system clock frequency to 120 MHz. Furthermore, in boot mode (SCI interface) or boot mode (FINE interface), the FCLK and PCLKB run at 60 MHz, so the MCU sends that the frequency of the peripheral module clock is 60 MHz.

In boot mode (USB interface), operation is at the input frequency in use (20 MHz or 24 MHz) and with the ICLK at 120 MHz, so set the input frequency to 20 MHz or 24 MHz and the system clock frequency to 120 MHz. Additionally, in boot mode (USB interface), the FCLK runs at 60 MHz and UCLK at 48 MHz, so the MCU sends that the frequency of the peripheral module clock is 48 MHz.

This command can only be accepted in the communications establishment phase.

(1) Command packet structure

S	L	L	C	O	O	O	O	C	C	C	C	S	E
O	N	N	O	C	C	C	C	C	C	C	C	U	T
H	H	L	M	1	2	3	4	1	2	3	4	M	X

When the input frequency is 16,000,000 Hz and the system clock frequency is 120,000,000 Hz, send the values as below.

OC1: 00h CC1: 07h
 OC2: F4h CC2: 27h
 OC3: 24h CC3: 0Eh
 OC4: 00h CC4: 00h

SOD: 01h
 LNH: 00h
 LNL: 09h
 COM: 32h
 OC1: Input frequency
 OC2: Input frequency
 OC3: Input frequency
 OC4: Input frequency
 CC1: System clock frequency
 CC2: System clock frequency
 CC3: System clock frequency
 CC4: System clock frequency
 SUM: Sum of values
 ETX: 03h

(2) Data packet structure

S	L	L	R	F	F	F	F	P	P	P	P	S	E
O	N	N	E	Q	Q	Q	Q	F	F	F	F	U	T
D	H	L	S	1	2	3	4	1	2	3	4	M	X

An example of the values sent is given below.
 System clock frequency = 120,000,000 Hz
 Peripheral clock frequency = 60,000,000 Hz

FQ1: 07h PF1: 03h
 FQ2: 27h PF2: 93h
 FQ3: 0Eh PF3: 87h
 FQ4: 00h PF4: 00h

SOD: 81h
 LNH: 00h
 LNL: 09h
 RES: 32h
 FQ1: System clock frequency
 FQ2: System clock frequency
 FQ3: System clock frequency
 FQ4: System clock frequency
 PF1: Peripheral clock frequency
 PF2: Peripheral clock frequency
 PF3: Peripheral clock frequency
 PF4: Peripheral clock frequency
 SUM: Sum of values
 ETX: 03h

(3) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 32h (OK)
 SUM: CDh
 ETX: 03h

(4) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h

LNH: 00h

LNL: 02h

RES: B2h (error)

ERR: Error code

C1h (packet error)

C2h (checksum error)

C3h (flow error)

D1h (input frequency error)

D2h (system clock (ICLK) frequency error)

SUM: Sum of values

ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.12 Bit-Rate Setting Command

This command is used to change the bit rate after receiving bit rate data (in bps).

If an error occurs, the bit rate is not changed.

This command can only be accepted in the communications establishment phase.

In boot mode (USB interface) or boot mode (FINE interface), switching of the bit rate does not proceed. Set the desired value for the bit rate.

(1) Procedure




Figure 44.39 Bit-Rate Setting Command Transfer Sequence

(2) Command packet structure

S	L	L	C	B	B	B	B	S	E
O	N	N	O	R	R	R	R	U	T
H	H	L	M	1	2	3	4	M	X

When the bit rate is 2,000,000 bps, send the values as below.

BR1: 00h

BR2: 1Eh

BR3: 84h

BR4: 80h

SOH: 01h

LNH: 00h

LNL: 05h

COM: 34h

BR1: Bit rate

BR2: Bit rate

BR3: Bit rate

BR4: Bit rate

SUM: Sum of values

ETX: 03h

(3) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h

LNH: 00h

LNL: 01h

RES: 34h (OK)

SUM: CBh

ETX: 03h

(4) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h

LNH: 00h

LNL: 02h

RES: B4h (error)

ERR: Error code

C1h (packet error)

C2h (checksum error)

C3h (flow error)

D4h (bit rate error)

SUM: Sum of values

ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.13 Synchronization Command

This command is used in processing to synchronize communications.

It is also used when checking whether the MCU is ready to accept commands. If a serial programmer connection is prohibited, a serial programmer connection prohibition error is returned.

This command can be accepted in both the communications establishment and command waiting phases.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
 LNH: 00h
 LNL: 01h
 COM: 00h
 SUM: FFh
 ETX: 03h

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 00h (OK)
 SUM: FFh
 ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: 80h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 DCh (serial programmer connection prohibition error)
 SUM: Sum of values
 ETX: 03h

44.9.14 ID Authentication Mode Acquisition Command

This command sends the enabled/disabled state of the serial programmer ID code protection to the host.
This command can be accepted in both the communications establishment and command waiting phases.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
LNH: 00h
LNL: 01h
COM: 2Ch
SUM: D3h
ETX: 03h

(2) Data packet structure

S	L	L	R	M	S	E
O	N	N	E	O	U	T
D	H	L	S	D	M	X

SOD: 81h
LNH: 00h
LNL: 02h
RES: 2Ch (OK)
MOD: ID authentication information (1 byte)
 00h (serial programmer ID code protection is enabled)
 FFh (serial programmer ID code protection is disabled)
SUM: Sum of values
ETX: 03h

(3) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
LNH: 00h
LNL: 01h
RES: 2Ch (OK)
SUM: D3h
ETX: 03h

(4) Status packet structure, error occurrence 1

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
LNH: 00h
LNL: 02h
RES: ACh (error)
ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
LNH: 00h
LNL: 02h
RES: ACh (error)
ERR: Error code
 C1h (packet error)
 C2h (checksum error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.15 Serial Programming ID Code Check Command

This command determines whether the ID code set in the OSIS register matches the ID code sent by the host, and sends the result to the host.

This command can be accepted in the communications establishment phase. When the serial programmer ID code protection is enabled, the MCU does not enter the command waiting phase unless processing in response to this command ends normally.

If the control code is 45h and the codes do not match three times in a row, all data in the flash memory are erased.

(1) Command packet structure

S	L	L	C	I	S	E
O	N	N	O	D	U	T
H	H	L	M	C	M	X

SOH: 01h
 LNH: 00h
 LNL: 11h
 COM: 30h
 IDC: Control code or ID code (16 bytes)*1
 SUM: Sum of values
 ETX: 03h

Note 1. Send the values as below.

<ID code>

ID = 128'h0F0E0D0C0B0A09080706050403020100

(Control code: 00h, ID code 2: 01h, ID code 3: 02h, ... , ID code 16: 0Fh)

<Data for transmission>

1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	...
00h	01h	02h	03h	04h	05h	06h	07h	...

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 30h (OK)
 SUM: CFh
 ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: B0h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 DBh (ID code mismatch error)
 E1h (erase error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.16 Blank Check Command

This command checks whether the specified area is blank.

Specify a range in the user area or user boot area with addresses on 256-byte boundaries or in the data area with addresses on 16-byte boundaries. When the TM function is enabled, an attempt at blank checking of the code flash memory in blocks 8 and 9 leads to an error since they are being handled as TM target area.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	S	S	S	E	E	E	E	S	E	SOH: 01h
O	N	N	O	H	H	L	L	H	H	L	L	U	T	LNH: 00h
H	H	L	M	H	L	H	L	H	L	H	L	M	X	LNL: 09h

COM: 10h
 SHH: Blank check start address (24 to 31 bits)
 SHL: Blank check start address (16 to 23 bits)
 SLH: Blank check start address (8 to 15 bits)
 SLL: Blank check start address (0 to 7 bits)
 EHH: Blank check end address (24 to 31 bits)
 EHL: Blank check end address (16 to 23 bits)
 ELH: Blank check end address (8 to 15 bits)
 ELL: Blank check end address (0 to 7 bits)
 SUM: Sum of values
 ETX: 03h

(2) Status packet structure, normal termination

S	L	L	R	S	E	SOD: 81h
O	N	N	E	U	T	LNH: 00h
D	H	L	S	M	X	LNL: 01h

RES: 10h (OK)
 SUM: EFh
 ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E	SOD: 81h
O	N	N	E	R	U	T	LNH: 00h
D	H	L	S	R	M	X	LNL: 02h

RES: 90h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 D0h (address error)
 E0h (non-blank error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.17 Block Erase Command

This command is used to erase a specified single block.

Specify the block for erasure as the first address in the block.

If the lock-bit function is disabled and the lock bit of a block for erasure is set, the lock bit is also erased so the block is released from locking. While the TM function is enabled, blocks 8 and 9 in the user area are handled as TM target areas and so cannot be erased.

To erase areas being handled as TM target, use the configuration clearing command described in section 44.9.35, **Configuration Clearing Command** to restore them to normal handling.

If prohibition of programming commands is enabled, follow the procedure for erasure prescribed in section 44.9.43, **Flow for Erasure when Prohibition of Programming Commands is Enabled**.

This command cannot be used when prohibition of block erase commands is enabled.

If processing of erasure is forcibly stopped in response to a command due to a reset, the lock bit may be set. In such a case, refer to (6) **Abnormal Termination During Programming/Erasure or Blank Checking** in section 44.12, **Usage Notes**.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	S	S	S	S	E
O	N	N	O	H	H	L	L	U	T
H	H	L	M	H	L	H	L	M	X

SOH: 01h

LNH: 00h

LNL: 05h

COM: 12h

SHH: First address in the block for erasure (24 to 31 bits)

SHL: First address in the block for erasure (16 to 23 bits)

SLH: First address in the block for erasure (8 to 15 bits)

SLL: First address in the block for erasure (0 to 7 bits)

SUM: Sum of values

ETX: 03h

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h

LNH: 00h

LNL: 01h

RES: 12h (OK)

SUM: EDh

ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h

LNH: 00h

LNL: 02h

RES: 92h (error)

ERR: Error code

C1h (packet error)

C2h (checksum error)

C3h (flow error)

D0h (address error)

DAh (protection error)

E1h (erase error)

SUM: Sum of values

ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.18 Area Erase Command

The area erase command erases the specified area successively, block by block, in ascending order of addresses.

The target area can be selected from the user area, user boot area, or data area.

When an area for which the lock bit function is disabled and the lock bit has been set is erased, the lock-bit setting is cleared.

When the TM function is enabled, only the blocks other than those in the TM target areas are erased.

If prohibition of programming commands is enabled, follow the procedure for erasure prescribed in section 44.9.43, Flow for Erasure when Prohibition of Programming Commands is Enabled.

This command cannot be used when prohibition of block erase commands is enabled.

If processing in response to the command is forcibly stopped due to a reset, etc., while erasure is in progress, the lock bit may be set. In such a case, refer to (6) Abnormal Termination During Programming/Erasure or Blank Checking in section 44.12, Usage Notes.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	A	S	E
O	N	N	O	R	U	T
H	H	L	M	E	M	X

SOH: 01h
 LNH: 00h
 LNL: 02h
 COM: 50h
 ARE: Area
 00h (user area)
 10h (user boot area)
 20h (data area)
 SUM: Sum of values
 ETX: 03h

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 50h (OK)
 SUM: AFh
 ETX: 03h

(3) Status packet structure, error occurrence 1

S	L	L	R	S	E	S	E
O	N	N	E	U	R	U	T
D	H	L	S	M	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: D0h (Error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 D5h (area error)
 DAh (protection error)
 E1h (erase error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.19 Programming Command

This command sets up the MCU for data to be programmed to its flash memory and specifies the area where the data are to be programmed.

Specify addresses for a data length that is a multiple of 256 bytes for the user area or user boot area, or a multiple of 16 bytes for the data area. Furthermore, as the address where programming is to start, specify an address on a 256-byte boundary for the user area or user boot area or on a 16-byte boundary for the data area. When the TM function is enabled, blocks 8 and 9 in the user area are handled as TM target areas and so cannot be programmed.

This command cannot be used when prohibition of programming commands is enabled.

This command can only be accepted in the command waiting phase.

(1) Procedure




Figure 44.40 Programming Command Transfer Sequence

(2) Command packet structure

S	L	L	C	S	S	S	S	E	E	E	E	S	E
O	N	N	O	H	H	L	L	H	H	L	L	U	T
H	H	L	M	H	L	H	L	H	L	H	L	M	X

SOH: 01h
 LNH: 00h
 LNL: 09h
 COM: 13h
 SHH: Program start address (24 to 31 bits)
 SHL: Program start address (16 to 23 bits)
 SLH: Program start address (8 to 15 bits)
 SLL: Program start address (0 to 7 bits)
 EHH: Program end address (24 to 31 bits)
 EHL: Program end address (16 to 23 bits)
 ELH: Program end address (8 to 15 bits)
 ELL: Program end address (0 to 7 bits)
 SUM: Sum of values
 ETX: 03h

(3) Data packet structure

S	L	L	R		S	E	E
O	N	N	E	Data	U	T	T
D	H	L	S		M	B	X

SOD: 81h
 LNH: Data length + 1 (8 to 15 bits)
 LNL: Data length + 1 (0 to 7 bits)
 RES: 13h (OK)
 Data: Program data
 SUM: Sum of values
 ETB: 17h
 ETX: 03h

(4) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 13h (OK)
 SUM: ECh
 ETX: 03h

(5) Status packet structure, error occurrence 1

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: 93h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 D0h (address error)
 DAh (protection error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(6) Status packet structure, error occurrence 2

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: 93h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 E2h (program error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.20 Read Command

This command is used to read data from the specified area in the flash memory and send it to the host.

Specify addresses for a data length that is a multiple of 256 bytes for the user area or user boot area, or a multiple of 16 bytes for the data area. Furthermore, as the address where reading is to start, specify an address on a 256-byte boundary for the user area or user boot area or on a 16-byte boundary for the data area. When the TM function is enabled, reading blocks 8 and 9 in the user area being handled as TM target areas returns 0.

This command cannot be used when prohibition of read commands is enabled.

This command can only be accepted in the command waiting phase.

(1) Procedure




Figure 44.41 Read Command Transfer Sequence

(2) Command packet structure

S	L	L	C	S	S	S	S	E	E	E	E	S	E
O	N	N	O	H	H	L	L	H	H	L	L	U	T
H	H	L	M	H	L	H	L	H	L	H	L	M	X

SOH: 01h
 LNH: 00h
 LNL: 09h
 COM: 15h
 SHH: Read start address (24 to 31 bits)
 SHL: Read start address (16 to 23 bits)
 SLH: Read start address (8 to 15 bits)
 SLL: Read start address (0 to 7 bits)
 EHH: Read end address (24 to 31 bits)
 EHL: Read end address (16 to 23 bits)
 ELH: Read end address (8 to 15 bits)
 ELL: Read end address (0 to 7 bits)
 SUM: Sum of values
 ETX: 03h

(3) Data packet structure

S	L	L	R		S	E	E
O	N	N	E	Data	U	T	or T
D	H	L	S		M	B	X

SOD: 81h
 LNH: Data length + 1 (8 to 15 bits)
 LNL: Data length + 1 (0 to 7 bits)
 RES: 15h (OK)
 Data: Read data
 SUM: Sum of values
 ETB: 17h
 ETX: 03h

(4) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 15h (OK)
 SUM: EAh
 ETX: 03h

(5) Status packet structure, error occurrence 1

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: 95h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 D0h (address error)
 DAh (protection error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(6) Status packet structure, error occurrence 2

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: 95h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.21 Lock-Bit Setting Command

This command is used to set lock bits for the user area.

When the chip starts up in boot mode, programming or erasure of blocks for which the lock bit has been set is possible since the lock bit function is disabled. To enable the lock bit function during operation in boot mode, use the lock-bit enable command.

This command cannot be used to clear a lock bit that has already been set. Canceling the setting of a lock bit requires erasure of the target block.

This command can only be accepted in the command waiting phase.


(1) Command packet structure

S	L	L	C	L	L	L	S	E
O	N	N	O	B	B	B	U	T
H	H	L	M	1	2	U	M	X

SOH: 01h
 LNH: 00h
 LNL: 63h
 COM: 22h
 LB1: User area (65 bytes)
 LB2: Reserved data (32 bytes)
 LBU: Reserved data (1 byte)
 SUM: Sum of values
 ETX: 03h

[Lock-bit setting]

(0: Set the lock bit; 1: Do not set the lock bit.)



Set the value to 1 for blocks that do not exist.

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 22h (OK)
 SUM: DDh
 ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: A2h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 E2h (program error)
 DDh (Lock-bit setting error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.22 Lock-Bit Acquisition Command

This command is used to make the MCU send the lock bit information for the user area to the host.
 This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
 LNH: 00h
 LNL: 01h
 COM: 23h
 SUM: DCh
 ETX: 03h


(2) Data packet structure

S	L	L	R	L	L	L	S	E
O	N	N	E	B	B	B	U	T
D	H	L	S	1	2	U	M	X

SOD: 81h
 LNH: 00h
 LNL: 63h
 RES: 23h (OK)
 LB1: User area (65 bytes)
 LB2: Reserved data (32 bytes)
 LBU: Reserved data (1 byte)
 SUM: Sum of values
 ETX: 03h

[Lock-bit setting]

(0: The lock bit has been set; 1: The lock bit has not been set.)



The value is set to 1 for blocks that do not exist.

(3) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 23h (OK)
 SUM: DCh
 ETX: 03h

(4) Status packet structure, error occurrence 1

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: A3h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: A3h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.23 Lock-Bit Enable Command

This command can be used to enable the lock-bit function.

When the function is enabled, blocks for which the lock bit is set cannot be programmed or erased.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
 LNH: 00h
 LNL: 01h
 COM: 24h
 SUM: DBh
 ETX: 03h

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 24h (OK)
 SUM: DBh
 ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: A4h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.24 Lock-Bit Disable Command

This command can be used to disable the lock-bit function.

When the function is disabled, blocks for which the lock bit is set can be programmed or erased.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
 LNH: 00h
 LNL: 01h
 COM: 25h
 SUM: DAh
 ETX: 03h

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 25h (OK)
 SUM: DAh
 ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: A5h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.25 Command Protection Setting Command

This command is used to prohibit block erase commands, programming commands, and read commands. Command protection cannot be disabled if it is already enabled. This command cannot be used when the serial programmer ID code protection is enabled. This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	S	E
O	N	N	O	E	U	T
H	H	L	M	C	M	X

SOH: 01h
 LNH: 00h
 LNL: 02h
 COM: 20h
 SEC: Security data (1 byte)
 Bit 7: Prohibition of read commands
 (1: Disabled; 0: Enabled)
 Bit 6: Prohibition of programming commands
 (1: Disabled; 0: Enabled)
 Bit 5: Prohibition of block erase commands
 (1: Disabled; 0: Enabled)
 Bit 4: Reserved bit (fixed to 1)
 Bit 3: Reserved bit (fixed to 1)
 Bit 2: Reserved bit (fixed to 1)
 Bit 1: Reserved bit (fixed to 1)
 Bit 0: Reserved bit (fixed to 1)
 SUM: Sum of values
 ETX: 03h

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 20h (OK)
 SUM: DFh
 ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: A0h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 DAh (protection error)
 E1h (erase error)
 E2h (program error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.26 Command Protection Acquisition Command

This command is used to make the MCU send information on the settings for prohibition of block erase commands, programming commands, and read commands to the host. This command cannot be used when the serial programmer ID code protection is enabled.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
 LNH: 00h
 LNL: 01h
 COM: 21h
 SUM: DEh
 ETX: 03h

(2) Data packet structure

S	L	L	R	S	S	E
O	N	N	E	E	U	T
D	H	L	S	C	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: 21h (OK)
 SEC: Security data (1 byte)
 Bit 7: Prohibition of read commands
 (1: Disabled; 0: Enabled)
 Bit 6: Prohibition of programming commands
 (1: Disabled; 0: Enabled)
 Bit 5: Prohibition of block erase commands
 (1: Disabled; 0: Enabled)
 Bit 4: Reserved bit (fixed to 1)
 Bit 3: Reserved bit (fixed to 1)
 Bit 2: Reserved bit (fixed to 1)
 Bit 1: Reserved bit (fixed to 1)
 Bit 0: Reserved bit (fixed to 1)
 SUM: Sum of values
 ETX: 03h

(3) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 21h (OK)
 SUM: DEh
 ETX: 03h

(4) Status packet structure, error occurrence 1

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: A1h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h

LNH: 00h

LNL: 02h

RES: A1h (error)

ERR: Error code

C1h (packet error)

C2h (checksum error)

SUM: Sum of values

ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.27 Serial Programming ID Code Setting Command

This command is used to set the ID code to the OSIS register. Also, it enables the serial programmer ID code protection with the setting of the SPCC.IDE, SPCC.SEPR, SPCC.ERPR, and SPCC.RDPR bits to 0.

When this command is used, the serial programmer ID code protection is enabled at reconnection.

This command cannot be used if prohibition of block erase commands, prohibition of programming commands, or prohibition of read commands is enabled.

Apply a reset after executing this command.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	I	S	E
O	N	N	O	D	U	T
H	H	L	M	C	M	X

SOH: 01h
 LNH: 00h
 LNL: 11h
 COM: 28h
 IDC: Control code or ID code (16 bytes)*1
 SUM: Sum of values
 ETX: 03h

Note 1. Send the values as below.

<ID code>

ID = 128'h0F0E0D0C0B0A09080706050403020100

(Control code: 00h, ID code 2: 01h, ID code 3: 02h, ... , ID code 16: 0Fh)

<Data for transmission>

1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	...
00h	01h	02h	03h	04h	05h	06h	07h	...

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 28h (OK)
 SUM: D7h
 ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: A8h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 DAh (protection error)
 E1h (erase error)
 E2h (program error)
 E3h (verify error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.28 ID Code Setting Command

This command is used to set the ID code to the OSIS register.

Setting the ID code with this command does not enable the serial programmer ID code protection.

This command cannot be used when the serial programmer ID code protection is enabled.

This command cannot be used if prohibition of block erase commands, prohibition of programming commands, or prohibition of read commands is enabled.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	I	S	E
O	N	N	O	D	U	T
H	H	L	M	C	M	X

SOH: 01h
 LNH: 00h
 LNL: 11h
 COM: 2Ah
 IDC: ID code (16 bytes)*1
 SUM: Sum of values
 ETX: 03h

Note 1. Send the values as below.

<ID code>

ID = 128'h0F0E0D0C0B0A09080706050403020100

(ID code 1: 00h, ID code 2: 01h, ID code 3: 02h, ... , ID code 16: 0Fh)

<Data for transmission>

1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	...
00h	01h	02h	03h	04h	05h	06h	07h	...

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 2Ah (OK)
 SUM: D5h
 ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: AAh (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 DAh (protection error)
 E1h (erase error)
 E2h (program error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.29 ID Code Acquisition Command

This command is used to send the value set in the OSIS register to the host.

This command cannot be used when the serial programmer ID code protection is enabled, or when prohibition of read commands is enabled.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
 LNH: 00h
 LNL: 01h
 COM: 2Bh
 SUM: D4h
 ETX: 03h

(2) Data packet structure

S	L	L	R	I	S	E
O	N	N	E	D	U	T
D	H	L	S	C	M	X

SOD: 81h
 LNH: 00h
 LNL: 11h
 RES: 2Bh (OK)
 IDC: ID code (16 bytes) *1
 SUM: Sum of values
 ETX: 03h

Note 1. The values are sent as below.

<ID code>

ID = 128'h0F0E0D0C0B0A09080706050403020100

(ID code 1: 00h, ID code 2: 01h, ID code 3: 02h, ... , ID code 16: 0Fh)

<Data for transmission>

1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	...
00h	01h	02h	03h	04h	05h	06h	07h	...

(3) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 2Bh (OK)
 SUM: D4h
 ETX: 03h

(4) Status packet structure, error occurrence 1

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: ABh (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: ABh (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 DAh (protection error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.30 Serial Programmer Connection Prohibition Command

This command is used to prohibit the serial programmer connection by setting the SPCC.SPE bit to 0.

Applying a reset on execution of this command disables the connection of serial programmers.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
 LNH: 00h
 LNL: 01h
 COM: 29h
 SUM: D6h
 ETX: 03h

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 29h (OK)
 SUM: D6h
 ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: A9h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 E1h (erase error)
 E2h (program error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.31 OFS Setting Command

This command is used to set the values in the OFS0 and OFS1 registers.
This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	O	S	E
O	N	N	O	F	U	T
H	H	L	M	S	M	X

SOH: 01h
LNH: 00h
LNL: 09h
COM: 48h
OFS: OFS (8 bytes)*1
SUM: Sum of values
ETX: 03h

Note 1. Send the values as below.

< OFS >

OFS0 register = 01234567h

OFS1 register = 89ABCDEFh

<Data for transmission>

1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte
67h	45h	23h	01h	EFh	CDh	ABh	89h

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
LNH: 00h
LNL: 01h
RES: 48h (OK)
SUM: B7h
ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
LNH: 00h
LNL: 02h
RES: C8h (error)
ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 E1h (erase error)
 E2h (program error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.32 OFS Acquisition Command

This command is used to make the MCU send the values of the OFS0 and OFS1 registers to the host.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
LNH: 00h
LNL: 01h
COM: 49h
SUM: B6h
ETX: 03h

(2) Data packet structure (data packet)

S	L	L	R	O	S	E
O	N	N	E	F	U	T
D	H	L	S	S	M	X

SOD: 81h
LNH: 00h
LNL: 09h
RES: 49h (OK)
OFS: OFS (8 bytes)*1
SUM: Sum of values
ETX: 03h

Note 1. The values are sent as below.

< OFS >

OFS0 register = 01234567h

OFS1 register = 89ABCDEFh

<Data for transmission>

1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte
67h	45h	23h	01h	EFh	CDh	ABh	89h

(3) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
LNH: 00h
LNL: 01h
RES: 49h (OK)
SUM: B6h
ETX: 03h

(4) Status packet structure, error occurrence 1

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
LNH: 00h
LNL: 02h
RES: C9h (error)
ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: C9h (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.33 Endian Setting Command

This command is used to set the values in the MDE register.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	O	S	E
O	N	N	O	F	U	T
H	H	L	M	S	M	X

SOH: 01h
 LNH: 00h
 LNL: 02h
 COM: 4Ah
 END: Endian information
 00h (big-endian)
 Other than the above (little-endian)
 SUM: Sum of values
 ETX: 03h

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 4Ah (OK)
 SUM: B5h
 ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: CAh (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 E1h (erase error)
 E2h (program error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.34 Endian Acquisition Command

This command is used to make the MCU send information on the setting of the MDE register to the host.
This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
LNH: 00h
LNL: 01h
COM: 4Bh
SUM: B4h
ETX: 03h

(2) Data packet structure

S	L	L	R	E	S	E
O	N	N	E	N	U	T
D	H	L	S	D	M	X

SOD: 81h
LNH: 00h
LNL: 02h
RES: 4Bh (OK)
END: Endian information
 00h (big-endian)
 FFh (little-endian)
SUM: Sum of values
ETX: 03h

(3) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
LNH: 00h
LNL: 01h
RES: 4Bh (OK)
SUM: B4h
ETX: 03h

(4) Status packet structure, error occurrence 1

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
LNH: 00h
LNL: 02h
RES: CBh (error)
ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
LNH: 00h
LNL: 02h
RES: CBh (error)
ERR: Error code
 C1h (packet error)
 C2h (checksum error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.35 Configuration Clearing Command

This command is used to erase the configuration setting areas. When the TM function is enabled, the command can also be used to erase blocks 8 and 9 in the user area being handled as TM target areas.

For the states after execution of this command, refer to (4) Configuration data after clearing.

This command cannot be issued in the following cases: the user area, user boot area, and data area are not blank; the lock bit is set for any block; or prohibition of block erase commands is enabled.

When the serial programmer ID code protection is enabled, a reset is required to disable it.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
LNH: 00h
LNL: 01h
COM: 1Ch
SUM: E3h
ETX: 03h

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
LNH: 00h
LNL: 01h
RES: 1Ch (OK)
SUM: E3h
ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
LNH: 00h
LNL: 02h
RES: 9Ch (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
DAh (protection error)
E0h (non-blank error)
E1h (erase error)
E2h (program error)
SUM: Sum error
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(4) Configuration data after clearing

Data	Setting
Prohibition of block erase commands	Disabled
Prohibition of programming commands	Disabled
Prohibition of read commands	Disabled
Serial programmer ID code protection	Disabled
Prohibition of serial programmer connection	Disabled
ID code	All FFh
MDE	Little-endian
OFS0 and OFS1	All FFh
TM function	Disabled
ROM code protection	Disabled

44.9.36 TM Setting Command

The TM setting command writes 000b to the TMEF.TMEF[2:0] bits and the desired 4-byte value to the TMINF register to enable the TM function. The TMINF register is used to store codes for identification of the programs, etc., in the areas being handled as TM. The TM function is enabled after a reset.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	T	S	E
O	N	N	O	M	U	T
H	H	L	M	I	M	X

SOH: 01h
 LNH: 00h
 LNL: 05h
 COM: 4Eh
 TMI: TMINF (4 bytes)*1
 SUM: Sum of value
 ETX: 03h

Note 1. Send the values as below.

< TMINF >

TMINF = 01234567h

<Data for transmission>

1st byte	2nd byte	3rd byte	4th byte
67h	45h	23h	01h

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 4Eh (OK)
 SUM: B1h
 ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: CEh (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 DAh (protection error)
 E1h (erase error)
 E2h (write error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.37 TM Acquisition Command

The TM acquisition command acquires an indicator of whether the TM function is enabled or disabled, the setting of the TMINF register, and the addresses where the areas being handled as TM target start and end, and conveys the results to the host.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
LNH: 00h
LNL: 01h
COM: 4Fh
SUM: B0h
ETX: 03h

(2) Data packet structure

S	L	L	R	T	T	S	S	S	S
O	N	N	E	M	M	H	H	L	L
D	H	L	S	E	I	H	L	H	L
E	E	E	E	S	E				
H	H	L	L	U	X				
H	L	H	L	M	T				

SOD: 81h
LNH: 00h
LNL: 0Eh
RES: 4Fh (OK)
TME: TM function is enabled or disabled
 00h (TM function is enabled)
 FFh (TM function is disabled)
TMI: TMINF (4 bytes*1)
SHH: TM target area start addresses (high and high)
SHL: TM target area start addresses (high and low)
SLH: TM target area start addresses (low and high)
SLL: TM target area start addresses (low and low)
EHH: TM target area end addresses (high and high)
EHL: TM target area end addresses (high and low)
ELH: TM target area end addresses (low and high)
ELL: TM target area end addresses (low and low)
SUM: Sum of values
ETX: 03h

Note 1. Send the values as below.

< TMINF >
TMINF = 01234567h

<Data for transmission>

1st byte	2nd byte	3rd byte	4th byte
67h	45h	23h	01h

(3) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
LNH: 00h
LNL: 01h
RES: 4Fh (OK)
SUM: B0h
ETX: 03h

(4) Status packet structure, error occurrence 1

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: CEh (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: CEh (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.38 Simple Addition Checksum Command

This command is used to calculate the sum of values in the specified area and send the result to the host. While the TM function is enabled, however, the values in the TM target areas are not included in the calculation.

The target area of this command can be selected from the user area, user boot area, and data area. Calculation is by simple addition. The initial value is 0 and the sum of values in the specified area is obtained by adding the values of all bytes.

If this command is issued for a data area that includes erased blocks, the result is undefined. When a simple addition checksum is to be executed for the data area, make sure that data have been written throughout the specified area.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	A	S	E
O	N	N	O	R	U	T
H	H	L	M	E	M	X

SOH: 01h
 LNH: 00h
 LNL: 02h
 COM: 4Dh
 ARE: Area information
 00h (user area)
 10h (user boot area)
 20h (data area)
 SUM: Sum of values
 ETX: 03h

(2) Data packet structure

S	L	L	R	S	S	S	S	S	E
O	N	N	E	D	D	D	D	U	T
D	H	L	S	1	2	3	4	M	X

SOD: 81h
 LNH: 00h
 LNL: 05h
 RES: 4Dh (OK)
 SD1: Sum of values
 SD2: Sum of values
 SD3: Sum of values
 SD4: Sum of values
 If the sum of values is 01234567h, the settings are as follows.
 SD1 = 01h
 SD2 = 23h
 SD3 = 45h
 SD4 = 67h
 SUM: Sum of values
 ETX: 03h

(3) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 4Dh (OK)
 SUM: B2h
 ETX: 03h

(4) Status packet structure, error occurrence 1

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: CDh (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 D5h (area error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

- SOD: 81h
- LNH: 00h
- LNL: 02h
- RES: CDh (error)
- ERR: Error code
 - C1h (packet error)
 - C2h (checksum error)
- SUM: Sum of values
- ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.39 Signature Acquisition Command

This command is used to make the MCU send information on the flash memory configuration to the host. This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

- SOH: 01h
- LNH: 00h
- LNL: 01h
- COM: 3Ah
- SUM: C5h
- ETX: 03h

(2) Data packet structure

S	L	L	R	D	C	C	C	C	C	C	
O	N	N	E	E	F	S	N	F	S	N	
D	H	L	S	V	1	1	1	2	2	2	
			S	S	S	C	C	C	U	U	U
			P	S	N	F	S	N	F	S	N
			1	1	1	3	S	3	1	1	1
							D	D	D	S	E
							F	S	N	U	T
							1	1	1	M	X

- SOD: 81h
- LNH: 00h
- LNL: 3Bh
- RES: 3Ah (OK)
- DEV: Reserved data (16 bytes)
- CF1: 00h (8-Kbyte-block portion of the user area)
- CS1: Size of the 8-Kbyte-block portion of the user area (in bytes; 4-byte value)
- CN1: Number of 8-Kbyte blocks in the user area (2 bytes)
- CF2: 00h (32-Kbyte-block portion of the user area)
- CS2: Size of the 32-Kbyte-block portion of the user area (in bytes; 4-byte value)
- CN2: Number of 32-Kbyte blocks in the user area (2 bytes)
- SP1: Reserved data (1 byte)
- SS1: Reserved data (4 bytes)
- SN1: Reserved data (2 bytes)
- CF3: Reserved data (1 byte)
- CS3: Reserved data (4 bytes)
- CN3: Reserved data (2 bytes)
- UF1: 02h (user boot area)
- US1: Block size of the user boot area (in bytes; 4-byte value)
- UN1: Number of blocks in the user boot area (2 bytes)
- DF1: 03h (data area)
- DS1: Block size of the data area (in bytes; 4-byte value)
- DN1: Number of blocks in the data area (2 bytes)
- SUM: Sum of values
- ETX: 03h




Figure 44.42 Example of Flash Memory Configuration Information

(3) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
 LNH: 00h
 LNL: 01h
 RES: 3Ah (OK)
 SUM: C5h
 ETX: 03h

(4) Status packet structure, error occurrence 1

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: BAh (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 C3h (flow error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
 LNH: 00h
 LNL: 02h
 RES: BAh (error)
 ERR: Error code
 C1h (packet error)
 C2h (checksum error)
 SUM: Sum of values
 ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.40 ROM Code Setting Command

This command is used to set the values in the ROM code protection register.

This command cannot be used when prohibition of programming commands or prohibition of block erase commands is enabled.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	R	R	R	S	E
O	N	N	O	S	O	S	U	T
H	H	L	M	1	M	2	M	X

SOH: 01h

LNH: 00h

LNL: 02h

COM: 26h

RS1: Settings for the configuration setting area, which is in the address range from 0012 0070h to 0012 007Bh (12 bytes)*1

ROM: Settings for the ROM code protection register (4 bytes)*2

RS2: Reserved data (16 bytes)*3

SUM: Sum of values

ETX: 03h

Note 1. The data are used for writing to the configuration setting area, which is in the address range from 0012 0070h to 0012 007Bh. Send FFh, since the configuration setting area is reserved.

Note 2. Send the values as below.

< ROM code >

ROM code protection register = 00000001h

<Data for transmission>

1st byte	2nd byte	3rd byte	4th byte
01h	00h	00h	00h

Note 3. Send FFh.

(2) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h

LNH: 00h

LNL: 01h

RES: 26h (OK)

SUM: D9h

ETX: 03h

(3) Status packet structure, error occurrence

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h

LNH: 00h

LNL: 02h

RES: A6h (error)

ERR: Error code

C1h (packet error)

C2h (checksum error)

C3h (flow error)

DAh (protection error)

E1h (erase error)

E2h (program error)

SUM: Sum of values

ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.41 ROM Code Acquisition Command

The ROM code acquisition command causes an indicator of the setting of the ROM code protection register to be sent to the host.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

S	L	L	C	S	E
O	N	N	O	U	T
H	H	L	M	M	X

SOH: 01h
LNH: 00h
LNL: 01h
COM: 27h
SUM: D8h
ETX: 03h

(2) Data packet structure

S	L	L	R	R	R	S	E
O	N	N	E	S	O	S	U
D	H	L	S	1	M	2	M
							X

SOD: 81h
LNH: 00h
LNL: 21h
RES: 27h (OK)
RS1: Settings for the configuration setting area, which is in the address range from 0012 0070h to 0012 007Bh (12 bytes)
ROM: Settings for the ROM code protection register (4 bytes)*1
RS2: Reserved data (16 bytes)*2
SUM: Sum of values
ETX: 03h

Note 1. The values are sent as below.

< ROM code >

ROM code protection register = 00000001h

<Data for transmission>

1st byte	2nd byte	3rd byte	4th byte
01h	00h	00h	00h

Note 2. FFh is sent.

(3) Status packet structure, normal termination

S	L	L	R	S	E
O	N	N	E	U	T
D	H	L	S	M	X

SOD: 81h
LNH: 00h
LNL: 01h
RES: 27h (OK)
SUM: D8h
ETX: 03h

(4) Status packet structure, error occurrence 1

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
LNH: 00h
LNL: 02h
RES: A7h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

S	L	L	R	E	S	E
O	N	N	E	R	U	T
D	H	L	S	R	M	X

SOD: 81h
LNH: 00h
LNL: 02h
RES: A7h (error)
ERR: Error code
 C1h (packet error)
 C2h (checksum error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

44.9.42 Usage Example

(1) Example of the Procedure for Reprogramming

Figure 44.43 shows an example of the procedure for reprogramming.




Figure 44.43 Example of Reprogramming Procedure

(2) Security Function Settings

When the security functions are to be used, follow the procedure below to set the required security functions.




Figure 44.44 Settings for Use of the Security Functions

44.9.43 Flow for Erasure when Prohibition of Programming Commands is Enabled

When prohibition of programming commands is enabled, follow the procedure below for erasure.

1. Erase the user boot area.
2. Erase the data area in order from the first block.
3. Erase the user area in order from the last block.

Note that neither a reset nor interrupts, including NMI, should be applied during the steps from erasure of the user boot area to erasure of the user area.




Figure 44.45 Flow for Erasure when Prohibition of Programming Commands is Enabled

44.10 Using the Serial Programmer for Rewriting

A dedicated serial programmer can be used to rewrite flash memory in boot mode.

(1) Serial Programming

By providing a connector on the board, it is possible to program the MCU with a serial programmer while the MCU is mounted on the board.

44.10.1 Environments for Serial Programming

The recommended environments for rewriting the flash memory of the MCU are described below.




Figure 44.46 Environments for Rewriting the Flash Memory

Note: For details of the serial programmers, refer to the manual of each serial programmer; for details of the Renesas Flash Programmer flash programming software, refer to the Renesas Flash Programmer Flash Programming Software User's Manual.

44.11 Programming through Self-Programming

44.11.1 Overview

This MCU supports programming of the flash memory by the user program itself. The FACL commands can be used with user programs for writing to the user area and data area. This allows upgrading of user programs and rewriting of constant data fields.

When the data area is programmed, the background operation facility makes it possible to execute a programming program from the user area to program the data area. Furthermore, the programming program can be copied to internal RAM or external memory in advance of the programming operation, and executed from the given destination to program the data area.

Also, the programming program can be copied to internal RAM or external memory in advance of the programming operation, and executed from the given destination to program the user area.




Figure 44.47 Schematic View of Self-Programming

44.12 Usage Notes

(1) Reading Area Where Programming/Erase was Interrupted and Area Targeted for Suspension

The data stored in the area where programming or erasure has been suspended or the area where programming or erasure has been suspended by using the suspend command are undefined. To avoid faulty operation caused by reading undefined data, take care not to fetch instructions or read data from areas where programming or erasure was suspended and where programming or erasure was suspended by using the suspend command.

(2) Suspension During Programming/Erase

When processing of programming/erasure is stopped by issuing the P/E suspend command, the programming/erasure processing can be resumed by issuing the P/E resume command. If the flash sequencer enters the command-locked state for any reason and issues the forced stop command after the suspended processing is normally completed and the ERSSPD flag or PRGSPD flag is set to 1, the suspended processing cannot be resumed. In addition, the values in the area where the processing was suspended are not guaranteed. Erase that area.

(3) Prohibition of Additional Programming

Programming to the user area, user boot area, or data area twice is not possible. To program user area, user boot area, or data area which has already been programmed, erase the relevant area.

(4) Resets During Programming/Erase or Blank Checking

In the case of a reset due to the signal on the RES# pin during programming/erasure or blank checking, wait for at least t_{RESWF} (refer to section 45, Electrical Characteristics) of the reset input period once the operating voltage is within the range stipulated in the electrical characteristics after assertion of the reset signal, and then release the device from the reset state.

(5) Allocation of Vectors for Interrupts and Other Exceptions During Programming/Erase

Generation of an interrupt or other exception during programming/erasure may lead to fetching of the vector from the code flash memory. If the conditions for using the background operation (BGO) are not satisfied, set the address for vector to an address that is not in the code flash memory.

(6) Abnormal Termination During Programming/Erase or Blank Checking

Even if programming/erasure ends abnormally due to the generation of a reset by the RES# pin, the programming/erasure state of the flash memory with undefined data cannot be verified or checked. For the area where programming/erasure ends abnormally, the blank check function cannot judge whether the area is erased successfully or not. Erase the area again and confirm that the corresponding area is completely erased before using.

When programming/erasure or blank checking is not completed successfully due to a voltage change that exceeds the operational voltage range, a reset on the RES# pin, the command locked state in response to error detection, or prohibited actions described in (7), the lock bit may be enabled.

In this case, erase the target block while the lock bit is disabled to erase the lock bit.

(7) Items Prohibited During Programming/Erase or Blank Checking

High voltage is applied to the flash memory during programming/erasure or blank checking. To prevent damage to the flash memory, do not perform the following operations.

- Have the operating voltage from the power supply go beyond the permitted range.
- Change the FWEPROR.FLWE[1:0] bits.
- Change the SYSCR0.ROME bit.
- Change the SCKCR.FCK[3:0] and PCLKB[3:0] bits.
- Change the SCKCR3.CKSEL[2:0] bits.
- Change the RSTCKCR.RSTCKEN bit.

- Transition to the all module clock stop mode, software standby mode, or deep software standby mode.

(8) Notes on Program Execution in Boot Mode (USB Interface)

- An oscillator is usable in boot mode (USB interface) when its frequency is 20 or 24 MHz and when the setting value of the main clock oscillator driving ability 2 switching bits (MOFCR.MODRV2[1:0]) are 00b in the result of the matching test conducted by the oscillator manufacturer (the recommended setting value).
- To ensure that the power supply is stable during programming/erasure of flash memory, do not connect a cable via a bus-powered HUB.

45. Electrical Characteristics

45.1 Absolute Maximum Ratings

Table 45.1 Absolute Maximum Rating

Conditions: $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0V$

Item		Symbol	Value	Unit
Power supply voltage*1		VCC	-0.3 to +6.5	V
USB power supply voltage*1		VCC_USB	-0.3 to +6.5	
Analog power supply voltage*1		AVCC0, AVCC1, AVCC2	-0.3 to +6.5	
Input voltage	PB1, PB2, PC0*2, and PD2*2	V_{in}	-0.3 to +6.5	
	P40 to P42, P44 to P46, PH0, and PH4		With negative input enabled*3	-1.0 to AVCC1 + 0.3 (up to 6.5)
			With negative input disabled	-0.3 to AVCC1 + 0.3 (up to 6.5)
	P43, P47, PH1 to PH3, and PH5 to PH7		-0.3 to AVCC1 + 0.3 (up to 6.5)	
	P50 to P55, and P60 to P65		-0.3 to AVCC2 + 0.3 (up to 6.5)	
	USB0_DP, USB0_DM		-0.3 to VCC_USB + 0.3 (up to 6.5)	
	Other than above		-0.3 to VCC + 0.3 (up to 6.5)	
	Junction temperature		D version	T_j
G version		-40 to +125		
Storage temperature		T_{stg}	-55 to +125	

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note 1. Insert capacitors with good frequency characteristics between each power supply pin and the ground. Specifically, place capacitors with a value around 0.1 μF as close as possible to every power supply pin, and use the shortest and thickest possible traces.

Note 2. This is only available for products with 128 Kbytes of RAM.

Note 3. When VOLS.R.PGAVLS = 0 and ADPGADCR0.PxDEN = 1 (x = 000, 001, 002, 100, 101, 102).

45.2 Recommended operating conditions

Table 45.2 Recommended operating conditions (1)

Item		Symbol	Min.	Typ.	Max.	Unit	
Power supply voltage		VCC*1	2.7	—	5.5	V	
		VSS	—	0	—		
USB power supply voltage*2	When USB in use	VCC_USB*1	3.0	—	3.6		
		VSS_USB	—	0	—		
	When USB not in use	VCC_USB	—	VCC	—		
		VSS_USB	—	VSS	—		
Analog power supply voltage*3		AVCC0, AVCC1, AVCC2*1	3.0	—	5.5		
		AVSS0, AVSS1, AVSS2	—	0	—		
Input voltage	PB1, PB2, PC0*4, and PD2*4		V _{in}	-0.3	—	5.8	
	P40 to P42, and P44 to P46	With negative input enabled*5		-1.0	—	AVCC1 + 0.3	
		With negative input disabled		-0.3	—		
	PH0, PH4	With negative input enabled*5		-0.5	—	AVCC1 + 0.3	
		With negative input disabled		-0.3	—		
	P43, P47, PH1 to PH3, and PH5 to PH7			-0.3	—	AVCC1 + 0.3	
	P50 to P55, and P60 to P65			-0.3	—	AVCC2 + 0.3	
	USB0_DP, USB0_DM			-0.3	—	VCC_USB + 0.3	
	Other than above			-0.3	—	VCC + 0.3	
Operating temperature	D version	T _{opr}	-40	—	85	°C	
	G version		-40	—	105		

Note 1. Comply with the following voltage condition: $VCC_USB \leq VCC \leq AVCC0 = AVCC1 = AVCC2$

Note 2. When the USB interface is not to be used, connect VCC_USB to VCC and VSS_USB to VSS, and set VOLSRS.USBVON=0.

Note 3. When not using any of the 12-bit A/D converter (unit 0 to 2), 12-bit D/A converter, comparator C, or temperature sensor, connect AVCC0, AVCC1, and AVCC2 to VCC, and AVSS0, AVSS1, and AVSS2 to VSS, respectively. For details, refer to section 38.6.10, Voltage Range of Analog Power Supply Pins.

Note 4. This is only available for products with 128 Kbytes of RAM.

Note 5. When VOLSRS.PGAVLS = 0 and ADPGADCR0.PxDEN = 1 (x = 000, 001, 002, 100, 101, 102).

Table 45.3 Recommended operating conditions (2)

Item	Symbol	Value
Decoupling capacitance to stabilize the internal voltage	C _{VCL}	0.47 μF ± 30%*1

Note 1. Use a multilayer ceramic capacitor whose nominal capacitance is 0.47 μF and a capacitance tolerance is ±30% or better.

45.3 DC Characteristics

Table 45.4 DC Characteristics (1)

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AV_{CC0} = AV_{CC1} = AV_{CC2} = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0$ V,
 $T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Schmitt trigger input voltage	CAN input pin	V_{IH}	$0.8 \times V_{CC}$	—	—	V		
	MTU input pin	V_{IL}	—	—	$0.2 \times V_{CC}$			
	GPTW input pin	ΔV_T	$0.06 \times V_{CC}$	—	—			
	POE input pin							
	POEG input pin							
	TMR input pin							
	SCI input pin	IRQ input pin (except for P52 to P55, and P60 to P65)	V_{IH}	$0.8 \times V_{CC}$	—			—
	ADTRG# input pin		V_{IL}	—	—			$0.2 \times V_{CC}$
	RES#, NMI		ΔV_T	$0.06 \times V_{CC}$	—			—
	IRQ input pin (P52 to P55, and P60 to P65)	V_{IH}	$0.8 \times AV_{CC2}$	—	—			
		V_{IL}	—	—	$0.2 \times AV_{CC2}$			
		ΔV_T	$0.06 \times AV_{CC2}$	—	—			
	RIIC input pin (except for SMBus)	V_{IH}	$0.7 \times V_{CC}$	—	—			
		V_{IL}	—	—	$0.3 \times V_{CC}$			
		ΔV_T	$0.06 \times V_{CC}$	—	—			
	Pins for 5 V tolerant (PB1, PB2, PC0*1, and PD2*1)	V_{IH}	$0.8 \times V_{CC}$	—	—			
		V_{IL}	—	—	$0.2 \times V_{CC}$			
	Analog input pins (P40 to P47, and PH0 to PH7)	V_{IH}	$0.8 \times AV_{CC1}$	—	—			
		V_{IL}	—	—	$0.2 \times AV_{CC1}$			
	Analog input pins (P50 to P55, and P60 to P65)	V_{IH}	$0.8 \times AV_{CC2}$	—	—			
V_{IL}		—	—	$0.2 \times AV_{CC2}$				
Other input pins (pins other than those above)	V_{IH}	$0.8 \times V_{CC}$	—	—				
	V_{IL}	—	—	$0.2 \times V_{CC}$				
High-level input voltage (except for Schmitt trigger input pin)	MD pin, EMLE	V_{IH}	$0.9 \times V_{CC}$	—	—	V		
	EXTAL, WAIT#, RSPI input pin		$0.8 \times V_{CC}$	—	—			
	D0 to D15		$0.7 \times V_{CC}$	—	—			
	RIIC (SMBus)		2.1	—	—			
Low-level input voltage (except for Schmitt trigger input pin)	MD pin, EMLE	V_{IL}	—	—	$0.1 \times V_{CC}$	V		
	EXTAL, WAIT#, RSPI input pin		—	—	$0.2 \times V_{CC}$			
	D0 to D15		—	—	$0.3 \times V_{CC}$			
	RIIC (SMBus)		—	—	0.8			

Note 1. This is only available for products with 128 Kbytes of RAM.

Table 45.5 DC Characteristics (2)

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
High-level output voltage	V_{OH}	$AVCC1 - 0.5$	—	—	V	$I_{OH} = -1.0$ mA
		$AVCC2 - 0.5$	—	—		$I_{OH} = -1.0$ mA
		$V_{CC} - 1.0$	—	—		$I_{OH} = -5.0$ mA (when the large current output is set)
		$V_{CC} - 0.5$	—	—		$I_{OH} = -1.0$ mA
Low-level output voltage	V_{OL}	—	—	0.5		$I_{OL} = 1.0$ mA
		—	—	0.5		$I_{OL} = 1.0$ mA
		—	—	1.0		$I_{OL} = 15$ mA (when the large current output is set)
		—	—	0.4		$I_{OL} = 3.0$ mA
		—	—	0.6		$I_{OL} = 6.0$ mA
		—	—	0.5		$I_{OL} = 1.0$ mA
Input leakage current	$ I_{in} $	—	—	1.0	μ A	$V_{in} = 0$ V $V_{in} = V_{CC}$
		—	—	1.0		$V_{in} = 0$ V $V_{in} = AVCC1$
		—	—	1.0		$V_{in} = 0$ V $V_{in} = AVCC1$ $VOLSR.PGAVLS = 1$
Three-state leakage current (off state)	$ I_{TSI} $	—	—	5.0		$V_{in} = 0$ V $V_{in} = V_{CC}$
		—	—	1.0		
Input pull-up resistors	R_{PU}	10	—	100	k Ω	$AVCC1 = AVCC2 = 3.0$ to 5.5 V $V_{in} = 0$ V
		10	—	100		$V_{CC} = 2.7$ to 5.5 V $V_{in} = 0$ V
Input pull-down resistors	R_{PD}	10	—	100		$V_{in} = V_{CC} = AVCC$
Input capacitance	C_{in}	—	—	16	pF	$V_{bias} = 0$ V $V_{amp} = 20$ mV $f = 1$ MHz $T_a = 25^\circ$ C
		—	—	16		
		—	—	8		
Output voltage of the VCL pin	V_{CL}	—	1.25	—	V	

Note 1. The input leakage current value at the EMLE pin is only when $V_{in} = 0$ V.

Table 45.6 DC Characteristics (3) (Products with 64 Kbytes of RAM, D version)

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AV_{CC0} = AV_{CC1} = AV_{CC2} = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0$ V,
 $T_a = T_{opr}$

Supply current*1	Item		Symbol	D version			Unit	Test Conditions
				Min.	Typ.	Max.		
Normal operating mode	Full operation*2		I_{CC}^{*3}	—	—	75	mA	ICLK = 160 MHz PCLKA = 80 MHz PCLKB = 40 MHz PCLKC = 160 MHz PCLKD = 40 MHz FCLK = 40 MHz BCLK = 40 MHz BCLK pin = 40 MHz
	Normal operation	Peripheral module clocks are supplied*4		—	21	—		
		Peripheral module clocks are stopped*4, *5		—	12	—		
	CoreMark	Peripheral module clocks are stopped*4, *5		—	21	—		
	Sleep mode: Peripheral module clocks are supplied*4			—	18	37		
	All module clock stop mode (reference value)			—	9.4	23		
	Increase current by BGO operation*6			—	13	—		
	Increase current by operating Trusted Secure IP			—	3.9	5.0		
	Software standby mode			—	0.9	7.0		
	Deep software standby mode			—	14	20	μA	VOLSR.PGAVLS = 1

Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled.

Note 2. Peripheral module clocks are supplied. This does not include operations as BGO (background operations).

Note 3. I_{CC} depends on f (ICLK) as follows.

(when ICLK : PCLKA : PCLKB : PCLKC : PCLKD : BCLK : BCLK pin = 4 : 2 : 1 : 4 : 1 : 1 : 1 and EXTAL = 16 MHz)

• D version product

I_{CC} Max. = $0.375 \times f + 15$ (full operation in normal operating mode)

I_{CC} Typ. = $0.099 \times f + 5$ (normal operation in normal operating mode)

I_{CC} Max. = $0.135 \times f + 15$ (sleep mode)

Note 4. This does not include operations as BGO (background operations). Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control registers A to D.

Note 5. When peripheral module clocks are stopped, each clock frequency is set for division by 64, and the frequencies of FCLK, BCLK, PCLKA, PCLKB, PCLKC, PCLKD, and the BCLK pin are the same.

Note 6. This is an increase caused by program/erase operation to the code flash memory or data flash memory during executing the user program.

Table 45.7 DC Characteristics (3) (Products with 64 Kbytes of RAM, G version)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
 T_a = T_{opr}

Item	Symbol	G version			Unit	Test Conditions			
		Min.	Typ.	Max.					
Supply current*1	I _{CC} *3	Normal operating mode	Full operation*2		82	mA	ICLK = 160 MHz PCLKA = 80 MHz PCLKB = 40 MHz PCLKC = 160 MHz PCLKD = 40 MHz FCLK = 40 MHz BCLK = 40 MHz BCLK pin = 40 MHz		
			Normal operation	Peripheral module clocks are supplied*4				—	
				Peripheral module clocks are stopped*4, *5				21	
			CoreMark	Peripheral module clocks are stopped*4, *5				—	
				Peripheral module clocks are stopped*4, *5				21	
			Sleep mode: Peripheral module clocks are supplied*4		—			18	42
			All module clock stop mode (reference value)		—			9.4	28
			Increase current by BGO operation*6		—			13	—
			Increase current by operating Trusted Secure IP		—			3.9	5.0
			Software standby mode		—			0.9	11.2
Deep software standby mode		—	14	26	μA	VOLSR.PGAVLS = 1			

- Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled.
- Note 2. Peripheral module clocks are supplied. This does not include operations as BGO (background operations).
- Note 3. I_{CC} depends on f (ICLK) as follows.
 (when ICLK : PCLKA : PCLKB : PCLKC : PCLKD : BCLK : BCLK pin = 4 : 2 : 1 : 4 : 1 : 1 : 1 and EXTAL = 16 MHz)
 • G version product
 I_{CC} Max. = 0.394 × f + 19 (full operation in normal operating mode)
 I_{CC} Typ. = 0.099 × f + 5 (normal operation in normal operating mode)
 I_{CC} Max. = 0.144 × f + 19 (sleep mode)
- Note 4. This does not include operations as BGO (background operations). Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control registers A to D.
- Note 5. When peripheral module clocks are stopped, each clock frequency is set for division by 64, and the frequencies of FCLK, BCLK, PCLKA, PCLKB, PCLKC, PCLKD, and the BCLK pin are the same.
- Note 6. This is an increase caused by program/erase operation to the code flash memory or data flash memory during executing the user program.

Table 45.8 DC Characteristics (3) (Products with 128 Kbytes of RAM, D version)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
 T_a = T_{opr}

Item	Symbol	D version			Unit	Test Conditions		
		Min.	Typ.	Max.				
Supply current*1	I _{CC} *3	Normal operating mode	Full operation*2		96	mA	ICLK = 160 MHz PCLKA = 80 MHz PCLKB = 40 MHz PCLKC = 160 MHz PCLKD = 40 MHz FCLK = 40 MHz BCLK = 40 MHz BCLK pin = 40 MHz	
			Normal operation	Peripheral module clocks are supplied*4				—
				Peripheral module clocks are stopped*4, *5				14
			CoreMark	Peripheral module clocks are stopped*4, *5				23
			Sleep mode: Peripheral module clocks are supplied*4		20			45
			All module clock stop mode (reference value)		9.8			33
			Increase current by BGO operation*6		14			—
			Increase current by operating Trusted Secure IP		3.9			5.3
			Software standby mode		0.9			13.9
		Deep software standby mode		15	21	μA	VOLSR.PGAVLS = 1	

Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled.

Note 2. Peripheral module clocks are supplied. This does not include operations as BGO (background operations).

Note 3. I_{CC} depends on f (ICLK) as follows.
 (when ICLK : PCLKA : PCLKB : PCLKC : PCLKD : BCLK : BCLK pin = 4 : 2 : 1 : 4 : 1 : 1 : 1 and EXTAL = 16 MHz)

- D version product
- I_{CC} Max. = 0.469 × f + 21 (full operation in normal operating mode)
- I_{CC} Typ. = 0.112 × f + 5 (normal operation in normal operating mode)
- I_{CC} Max. = 0.15 × f + 21 (sleep mode)

Note 4. This does not include operations as BGO (background operations). Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control registers A to D.

Note 5. When peripheral module clocks are stopped, each clock frequency is set for division by 64, and the frequencies of FCLK, BCLK, PCLKA, PCLKB, PCLKC, PCLKD, and the BCLK pin are the same.

Note 6. This is an increase caused by program/erase operation to the code flash memory or data flash memory during executing the user program.

Table 45.9 DC Characteristics (3) (Products with 128 Kbytes of RAM, G version)

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V,
 $T_a = T_{opr}$

Supply current*1	Item		Symbol	G version			Unit	Test Conditions
				Min.	Typ.	Max.		
Normal operating mode	Full operation*2		I_{CC}^{*3}	—	—	109	mA	ICLK = 160 MHz PCLKA = 80 MHz PCLKB = 40 MHz PCLKC = 160 MHz PCLKD = 40 MHz FCLK = 40 MHz BCLK = 40 MHz BCLK pin = 40 MHz
	Normal operation	Peripheral module clocks are supplied*4		—	23	—		
		Peripheral module clocks are stopped*4, *5		—	14	—		
	CoreMark	Peripheral module clocks are stopped*4, *5		—	23	—		
	Sleep mode: Peripheral module clocks are supplied*4			—	20	57		
	All module clock stop mode (reference value)			—	9.8	45		
	Increase current by BGO operation*6			—	14	—		
	Increase current by operating Trusted Secure IP			—	3.9	5.3		
	Software standby mode			—	0.9	22.1		
	Deep software standby mode			—	15	28	VOLSR.PGAVLS = 1	

Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled.

Note 2. Peripheral module clocks are supplied. This does not include operations as BGO (background operations).

Note 3. I_{CC} depends on f (ICLK) as follows.

(when ICLK : PCLKA : PCLKB : PCLKC : PCLKD : BCLK : BCLK pin = 4 : 2 : 1 : 4 : 1 : 1 : 1 and EXTAL = 16 MHz)

• G version product

I_{CC} Max. = $0.50 \times f + 29$ (full operation in normal operating mode)

I_{CC} Typ. = $0.112 \times f + 5$ (normal operation in normal operating mode)

I_{CC} Max. = $0.175 \times f + 29$ (sleep mode)

Note 4. This does not include operations as BGO (background operations). Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control registers A to D.

Note 5. When peripheral module clocks are stopped, each clock frequency is set for division by 64, and the frequencies of FCLK, BCLK, PCLKA, PCLKB, PCLKC, PCLKD, and the BCLK pin are the same.

Note 6. This is an increase caused by program/erase operation to the code flash memory or data flash memory during executing the user program.

Table 45.10 DC Characteristics (4)

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V,
 $T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Analog power supply current	Unit 0	During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: operation for all channels; PGA: enabled for all channels)	—	2.9	5.1	mA	IAVCC0_AD + SH + PGA
		During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: operation for all channels; PGA: disabled for all channels)	—	1.9	2.9		IAVCC0_AD + SH
		During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: stopping of all channels; PGA: enabled for all channels)	—	2.0	4.0		IAVCC0_AD + PGA
		During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: stopping of all channels; PGA: disabled for all channels)	—	1.0	1.5		IAVCC0_AD
	Unit 1	During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: operation for all channels; PGA: enabled for all channels)	—	2.9	5.1	mA	IAVCC1_AD + SH + PGA
		During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: operation for all channels; PGA: disabled for all channels)	—	1.9	2.9		IAVCC1_AD + SH
		During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: stopping of all channels; PGA: enabled for all channels)	—	2.0	4.0		IAVCC1_AD + PGA
		During 12-bit A/D conversion (Channel-dedicated sample-and-hold circuits: stopping of all channels; PGA: disabled for all channels)	—	1.0	1.5		IAVCC1_AD
	Unit 2	During 12-bit A/D conversion with the temperature sensor operating	—	0.9	1.5	mA	IAVCC2_AD + TEMP
		During 12-bit A/D conversion with the temperature sensor stopped	—	0.9	1.5		IAVCC2_AD
	Comparator (6 channels)		—	0.5	0.6	mA	IAVCC2_CMP
	During 12-bit D/A conversion (2 channels)		—	0.6	0.8		IAVCC2_DA
	Waiting for 12-bit A/D, 12-bit D/A, Comparator C, and temperature sensor conversion (all units)		—	0.1	0.4		IAVCC0_AD + IAVCC1_AD + IAVCC2_AD + IAVCC2_DA
	12-bit A/D, 12-bit D/A, Comparator C, and temperature sensor are in module stop status (all units)		—	0.2	14.8		IAVCC0_AD + IAVCC1_AD + IAVCC2_AD + IAVCC2_DA
			—	0.2	14.8		IAVCC0_AD + IAVCC1_AD + IAVCC2_AD + IAVCC2_DA
USB operating current	Low speed	$I_{CCUSBLS}$	—	3.6	6.5	mA	$V_{CC_USB} = 3.0$ to 3.6 V
	Full speed	$I_{CCUSBFS}$	—	4.1	10		$V_{CC_USB} = 3.0$ to 3.6 V
RAM retention voltage		V_{RAM}	2.7	—	—	V	

Table 45.11 DC Characteristics (5)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
 $T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
VCC ramp rate at power-on	At normal startup	SrVCC	0.02	—	8	ms/V	
	Voltage monitoring 0 reset enabled at startup*1, *2		0.02	—	20		
VCC ramp rate at power fluctuation		dt/dVCC	1.0	—	—		When VCC change exceeds VCC ±10%

Note 1. When OFS1.LVDAS = 0.

Note 2. Settings of the OFS1 register are not read in boot mode or user boot mode, so turn on the power supply voltage with a ramp rate at normal startup.




Figure 45.1 VCC Ramp Rate at Power-On

Table 45.12 Permissible Output Currents

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AV_{CC0} = AV_{CC1} = AV_{CC2} = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0$ V,
 $T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit
Permissible low-level output current (average value per pin)	All output pins (except for RIIC pins, P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65)	Normal drive*1	—	—	2.0	mA
		High drive*2			2.0	
		Large current output*3			15.0	
	RIIC pins	Standard mode			3	
		Fast mode			6	
	P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65				2.0	
Permissible low-level output current (max. value per pin)	All output pins (except for RIIC pins, P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65)	Normal drive*1	—	—	4.0	
		High drive*2	—	—	4.0	
		Large current output*3	—	—	15.0	
	RIIC pins	Standard mode	—	—	3	
		Fast mode	—	—	6	
	P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65		—	—	4.0	
Permissible low-level output current (total)	Total of all output pins	ΣI_{OL}	—	—	110	
Permissible high-level output current (average value per pin)	All output pins (except for P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65)	Normal drive*1	—	—	-2.0	
		High drive*2			-2.0	
		Large current output*3			-5.0	
	P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65				-2.0	
					-2.0	
	Permissible high-level output current (max. value per pin)	All output pins (except for P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65)			Normal drive*1	
High drive*2			—	—	-4.0	
Large current output*3			—	—	-5.0	
P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65			—	—	-4.0	
			—	—	-4.0	
Permissible high-level output current (total)		Total of all output pins	ΣI_{OH}	—	—	-35

Caution: To protect the LSI's reliability, the output current values should not exceed the values in this table.

Note 1. This is the value when normal driving ability is set with a pin for which normal driving ability is selectable.

Note 2. This is the value when high driving ability is set with a pin for which normal driving ability is selectable or the value of the pin to which high driving ability is fixed.

Note 3. This is the value when large current output is set with a pin for which large current output ability is selectable.

Table 45.13 Standard Output Characteristics (1)

Conditions: $V_{CC} = AVCC0 = AVCC1 = AVCC2 = 5.0\text{ V}$, $V_{CC_USB} = 2.7\text{ to }5.5\text{ V}$,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0\text{ V}$, $T_a = 25^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions		
Output high voltage	Normal drive output (all output pins)	V_{OH}	—	4.97	—	V	$I_{OH} = -0.5\text{ mA}$	
			—	4.94	—		$I_{OH} = -1.0\text{ mA}$	
			—	4.87	—		$I_{OH} = -2.0\text{ mA}$	
			—	4.74	—		$I_{OH} = -4.0\text{ mA}$	
	High-drive output (P00, P01, P10 to P17, P20 to P27, P30 to P35, P70 to P76, P80 to P82, P90 to P96, PA0 to PA7, PB0 to PB7, PC0 to PC6, PD0 to PD7, PE0, PE1, PE3 to PE6, PF0 to PF3, PG0 to PG2, PK0 to PK2)	—	4.98	—	$I_{OH} = -0.5\text{ mA}$			
		—	4.97	—	$I_{OH} = -1.0\text{ mA}$			
		—	4.94	—	$I_{OH} = -2.0\text{ mA}$			
		—	4.87	—	$I_{OH} = -4.0\text{ mA}$			
	Large current output (P71 to P76, P81, P90 to P95, PB5, PD3)	—	4.99	—	$I_{OH} = -0.5\text{ mA}$			
		—	4.98	—	$I_{OH} = -1.0\text{ mA}$			
		—	4.96	—	$I_{OH} = -2.0\text{ mA}$			
		—	4.92	—	$I_{OH} = -4.0\text{ mA}$			
	—	4.91	—	$I_{OH} = -5.0\text{ mA}$				
	Output low voltage	Normal drive output (all output pins)	V_{OL}	—	0.02	—	V	$I_{OL} = 0.5\text{ mA}$
				—	0.04	—		$I_{OL} = 1.0\text{ mA}$
				—	0.09	—		$I_{OL} = 2.0\text{ mA}$
—				0.18	—	$I_{OL} = 4.0\text{ mA}$		
High-drive output (P00, P01, P10 to P17, P20 to P27, P30 to P35, P70 to P76, P80 to P82, P90 to P96, PA0 to PA7, PB0 to PB7, PC0 to PC6, PD0 to PD7, PE0, PE1, PE3 to PE6, PF0 to PF3, PG0 to PG2, PK0 to PK2)		—	0.01	—	$I_{OL} = 0.5\text{ mA}$			
		—	0.03	—	$I_{OL} = 1.0\text{ mA}$			
		—	0.05	—	$I_{OL} = 2.0\text{ mA}$			
		—	0.10	—	$I_{OL} = 4.0\text{ mA}$			
Large current output (P71 to P76, P81, P90 to P95, PB5, PD3)		—	0.01	—	$I_{OL} = 0.5\text{ mA}$			
		—	0.02	—	$I_{OL} = 1.0\text{ mA}$			
		—	0.04	—	$I_{OL} = 2.0\text{ mA}$			
		—	0.07	—	$I_{OL} = 4.0\text{ mA}$			
—		0.09	—	$I_{OL} = 5.0\text{ mA}$				
—		0.18	—	$I_{OL} = 10.0\text{ mA}$				
—		0.28	—	$I_{OL} = 15.0\text{ mA}$				

Table 45.14 Standard Output Characteristics (2)

Conditions: $V_{CC} = AVCC0 = AVCC1 = AVCC2 = 3.3\text{ V}$, $V_{CC_USB} = 2.7\text{ to }3.3\text{ V}$,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0\text{ V}$, $T_a = 25^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions		
Output high voltage	Normal drive output (all output pins)	V_{OH}	—	3.26	—	V	$I_{OH} = -0.5\text{ mA}$	
			—	3.22	—		$I_{OH} = -1.0\text{ mA}$	
			—	3.13	—		$I_{OH} = -2.0\text{ mA}$	
			—	2.94	—		$I_{OH} = -4.0\text{ mA}$	
	High-drive output (P00, P01, P10 to P17, P20 to P27, P30 to P35, P70 to P76, P80 to P82, P90 to P96, PA0 to PA7, PB0 to PB7, PC0 to PC6, PD0 to PD7, PE0, PE1, PE3 to PE6, PF0 to PF3, PG0 to PG2, PK0 to PK2)	—	3.28	—	$I_{OH} = -0.5\text{ mA}$			
		—	3.26	—	$I_{OH} = -1.0\text{ mA}$			
		—	3.22	—	$I_{OH} = -2.0\text{ mA}$			
		—	3.13	—	$I_{OH} = -4.0\text{ mA}$			
	Large current output (P71 to P76, P81, P90 to P95, PB5, PD3)	—	3.29	—	$I_{OH} = -0.5\text{ mA}$			
		—	3.27	—	$I_{OH} = -1.0\text{ mA}$			
		—	3.25	—	$I_{OH} = -2.0\text{ mA}$			
		—	3.20	—	$I_{OH} = -4.0\text{ mA}$			
	—	3.17	—	$I_{OH} = -5.0\text{ mA}$				
	Output low voltage	Normal drive output (all output pins)	V_{OL}	—	0.03	—	V	$I_{OL} = 0.5\text{ mA}$
				—	0.06	—		$I_{OL} = 1.0\text{ mA}$
				—	0.12	—		$I_{OL} = 2.0\text{ mA}$
—				0.25	—	$I_{OL} = 4.0\text{ mA}$		
High-drive output (P00, P01, P10 to P17, P20 to P27, P30 to P35, P70 to P76, P80 to P82, P90 to P96, PA0 to PA7, PB0 to PB7, PC0 to PC6, PD0 to PD7, PE0, PE1, PE3 to PE6, PF0 to PF3, PG0 to PG2, PK0 to PK2)		—	0.02	—	$I_{OL} = 0.5\text{ mA}$			
		—	0.03	—	$I_{OL} = 1.0\text{ mA}$			
		—	0.07	—	$I_{OL} = 2.0\text{ mA}$			
		—	0.13	—	$I_{OL} = 4.0\text{ mA}$			
Large current output (P71 to P76, P81, P90 to P95, PB5, PD3)		—	0.01	—	$I_{OL} = 0.5\text{ mA}$			
		—	0.02	—	$I_{OL} = 1.0\text{ mA}$			
		—	0.05	—	$I_{OL} = 2.0\text{ mA}$			
		—	0.09	—	$I_{OL} = 4.0\text{ mA}$			
—		0.11	—	$I_{OL} = 5.0\text{ mA}$				
—		0.24	—	$I_{OL} = 10.0\text{ mA}$				
—		0.36	—	$I_{OL} = 15.0\text{ mA}$				

Table 45.15 Thermal Resistance Value (Reference)Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AV_{CC0} = AV_{CC1} = AV_{CC2} = 3.0$ to 5.5 V, $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0$ V, $T_a = T_{opr}$

Item	Package	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Thermal resistance	144-pin LFQFP (PLQP0144KA-B)	θ_{ja}	—	—	32.4	°C/W	JESD51-2 and JESD51-7 compliant
	112-pin LQFP (PLQP0112JA-B)		—	—	33.8		
	100-pin LFQFP (PLQP0100KB-B)		—	—	35.0		
	80-pin LFQFP (PLQP0080KB-B)		—	—	36.3		
	80-pin LQFP (PLQP0080JA-B)		—	—	35.7		
	64-pin LFQFP (PLQP0064KB-C)		—	—	37.9		
	48-pin LFQFP (PLQP0048KB-B)		—	—	58.5		
Thermal resistance	144-pin LFQFP (PLQP0144KA-B)	Ψ_{jt}	—	—	0.6	°C/W	JESD51-2 and JESD51-7 compliant
	112-pin LQFP (PLQP0112JA-B)		—	—	0.6		
	100-pin LFQFP (PLQP0100KB-B)		—	—	0.8		
	80-pin LFQFP (PLQP0080KB-B)		—	—	0.8		
	80-pin LQFP (PLQP0080JA-B)		—	—	0.8		
	64-pin LFQFP (PLQP0064KB-C)		—	—	0.8		
	48-pin LFQFP (PLQP0048KB-B)		—	—	1.8		

Note: The values are reference values when the 4-layer printed circuit board is used. Thermal resistance depends on the number of layers and size of the board. For details, refer to the JEDEC standards.

45.4 AC Characteristics

Table 45.16 Operating Frequency

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.*3	Unit	Test Conditions
System clock (ICLK)	f	—	—	160	MHz	
Peripheral module clock (PCLKA)		—	—	120		
Peripheral module clock (PCLKB)		—	—	60		
Peripheral module clock (PCLKC)		—	—	160		
Peripheral module clock (PCLKD)		8*1	—	60		AVCC0 = AVCC1 = AVCC2 ≥ 4.5 V
		8*1	—	40		AVCC0 = AVCC1 = AVCC2 < 4.5 V
Flash-IF clock (FCLK)		4*2	—	60		
External bus clock (BCLK)		—	—	60		
BCLK pin output		—	—	40		VCC ≥ 4.5 V, High-drive output is selected in the driving ability control register.
		—	—	32		
USB clock (UCLK)		—	48	—		

Note 1. This restriction is only applied when a 12-bit A/D converter is to be used.

Note 2. This restriction is only applied when flash memory is to be programmed or erased.

Note 3. The maximum frequencies of each clock based on the frequency of ICLK are listed below.

ICLK = 160 MHz, PCLKA = 80 MHz, PCLKB = 40 MHz, PCLKC = 160 MHz, PCLKD = 40 MHz, FCLK = 40 MHz, BCLK = 40 MHz, BCLK pin output = 40 MHz

ICLK = 120 MHz, PCLKA = 120 MHz, PCLKB = 60 MHz, PCLKC = 120 MHz, PCLKD = 60 MHz, FCLK = 60 MHz,

BCLK = 60 MHz, BCLK pin output = 30 MHz

45.4.1 Reset Timing

Table 45.17 Reset Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
 T_a = T_{opr}

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
RES# pulse width	Power-on	t _{RESWP}	2.0	—	—	ms	Figure 45.2
	Deep software standby mode	t _{RESWD}	0.6	—	—		
	Software standby mode	t _{RESWS}	0.3	—	—		
	Programming or erasure of the code flash memory, or programming, erasure or blank checking of the data flash memory	t _{RESWF}	200	—	—	μs	Figure 45.3
	Other than above	t _{RESW}	200	—	—		
Waiting time after release from the RES# pin reset		t _{RESWT}	62	—	63	t _{Lcyc}	Figure 45.2
Internal reset time (independent watchdog timer reset, watchdog timer reset, software reset)		t _{RESW2}	108	—	116		




Figure 45.2 Reset Input Timing at Power-On




Figure 45.3 Reset Input Timing

45.4.2 Clock Timing

Table 45.18 BCLK Pin Output Clock Timing (1)

Conditions: $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$, $V_{CC_USB} = 2.7\text{ to }5.5\text{ V}$, $AV_{CC0} = AV_{CC1} = AV_{CC2} = 3.0\text{ to }5.5\text{ V}$,
 $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0\text{ V}$,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BCLK pin output cycle time	t_{Bcyc}	25	—	—	ns	Figure 45.4
BCLK pin output high pulse width	t_{CH}	7.5	—	—		
BCLK pin output low pulse width	t_{CL}	7.5	—	—		
BCLK pin output rising time	t_{Cr}	—	—	5		
BCLK pin output falling time	t_{Cf}	—	—	5		

Table 45.19 BCLK Pin Output Clock Timing (2)

Conditions: $2.7\text{ V} \leq V_{CC} < 4.5\text{ V}$, $V_{CC_USB} = 2.7\text{ to }5.5\text{ V}$, $AV_{CC0} = AV_{CC1} = AV_{CC2} = 3.0\text{ to }5.5\text{ V}$,
 $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0\text{ V}$,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BCLK pin output cycle time	t_{Bcyc}	31.25	—	—	ns	Figure 45.4
BCLK pin output high pulse width	t_{CH}	10.625	—	—		
BCLK pin output low pulse width	t_{CL}	10.625	—	—		
BCLK pin output rising time	t_{Cr}	—	—	5		
BCLK pin output falling time	t_{Cf}	—	—	5		


**Figure 45.4 BCLK Pin Output Timing**

Table 45.20 EXTAL Clock Timing

Conditions: $VCC = 2.7$ to 5.5 V, $VCC_USB = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0$ V,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
EXTAL external clock input cycle time	t_{EXcyc}	41.66	—	—	ns	Figure 45.5
EXTAL external clock input frequency	f_{EXMAIN}	—	—	24	MHz	
EXTAL external clock input high pulse width	t_{EXH}	15.83	—	—	ns	
EXTAL external clock input low pulse width	t_{EXL}	15.83	—	—		
EXTAL external clock rising time	t_{EXr}	—	—	5	ns	
EXTAL external clock falling time	t_{EXf}	—	—	5		




Figure 45.5 EXTAL External Clock Input Timing

Table 45.21 Main Clock Timing

Conditions: $VCC = 2.7$ to 5.5 V, $VCC_USB = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0$ V,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Main clock oscillation frequency	f_{MAIN}	8	—	24	MHz	Figure 45.6
Main clock oscillator stabilization time (crystal)	$t_{MAINOSC}$	—	—	—*1	ms	
Main clock oscillator stabilization wait time (crystal)	$t_{MAINOSCWT}$	—	—	—*2		

Note 1. When using a main clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation provided by the manufacturer for the oscillation stabilization time.

Note 2. The number of cycles selected by the value of the MOSCWTCR.MSTS[7:0] bits determines the main clock oscillation stabilization wait time in accord with the formula below.

$$t_{MAINOSCWT} = [(MSTS[7:0] \text{ bits} \times 32) + 7] / f_{LOCO}$$




Figure 45.6 Main Clock Oscillation Start Timing

Table 45.22 LOCO and IWDT-Dedicated Low-Speed Clock Timing

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
LOCO clock cycle time	t_{Lcyc}	3.78	4.16	4.63	μ s	
LOCO clock oscillation frequency	f_{LOCO}	216	240	264	kHz	
LOCO clock oscillation stabilization time	t_{LOCOWT}	—	—	44	μ s	Figure 45.7
IWDT-dedicated low-speed clock cycle time	t_{ILcyc}	7.57	8.33	9.26		
IWDT-dedicated low-speed clock oscillation frequency	f_{ILOCO}	108	120	132	kHz	
IWDT-dedicated low-speed clock oscillation stabilization wait time	$t_{ILOCOWT}$	—	142	190	μ s	Figure 45.8




Figure 45.7 LOCO Clock Oscillation Start Timing




Figure 45.8 IWDT-dedicated Low-Speed Clock Oscillation Start Timing

Table 45.23 HOCO Clock Timing

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
HOCO clock oscillation frequency	f_{HOCO}	15.61	16	16.39	MHz	$-20^{\circ}\text{C} \leq T_a \leq 105^{\circ}\text{C}$
		17.56	18	18.44		
		19.52	20	20.48		
		15.52	16	16.48		$-40^{\circ}\text{C} \leq T_a < -20^{\circ}\text{C}$
		17.46	18	18.54		
		19.40	20	20.60		
HOCO clock oscillation stabilization wait time	t_{HOCOWT}	—	105	149	μs	Figure 45.9
HOCO clock power supply stabilization time	t_{HOCOP}	—	—	150		Figure 45.10




Figure 45.9 HOCO Clock Oscillation Start Timing (Oscillation is Started by Setting the HOCOCR.HCSTP Bit)




Figure 45.10 High-Speed On-Chip Oscillator Power Supply Control Timing

Table 45.24 PLL Clock Timing

Conditions: $VCC = 2.7$ to 5.5 V, $VCC_USB = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0$ V,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
PLL clock oscillation frequency	f_{PLL}	120	—	240	MHz	
PLL clock oscillation stabilization wait time	t_{PLLWT}	—	259	320	μ s	Figure 45.11




Figure 45.11 PLL Clock Oscillation Start Timing

45.4.3 Timing of Recovery from Low Power Consumption Modes

Table 45.25 Timing of Recovery from Low Power Consumption Modes (1)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
 T_a = T_{opr}

Item			Symbol	Min.	Typ.	Max.		Unit	Test Conditions
						t _{SBYOSCWT} *2	t _{SBYSEQ} *3		
Recovery time after cancellation of software standby mode*1	Crystal resonator connected to main clock oscillator	Main clock oscillator operating	t _{SBYMC}	—	—	$\{(MSTS[7:0] \text{ bits} \times 32) + 76\} / 0.216$	$100 + 7 / f_{ICLK} + 2n / f_{MAIN}$	μs	Figure 45.12
		Main clock oscillator and PLL circuit operating	t _{SBYPC}			$\{(MSTS[7:0] \text{ bits} \times 32) + 138\} / 0.216$	$100 + 7 / f_{ICLK} + 2n / f_{PLL}$		
	External clock input to main clock oscillator	Main clock oscillator operating	t _{SBYEX}			352	$100 + 7 / f_{ICLK} + 2n / f_{EXMAIN}$		
		Main clock oscillator and PLL circuit operating	t _{SBYPE}			639	$100 + 7 / f_{ICLK} + 2n / f_{PLL}$		
	High-speed on-chip oscillator operating	High-speed on-chip oscillator operating	t _{SBYHO}			454	$100 + 7 / f_{ICLK} + 2n / f_{HOCO}$		
		High-speed on-chip oscillator operating and PLL circuit operating	t _{SBYPH}			741	$100 + 7 / f_{ICLK} + 2n / f_{PLL}$		
	Low-speed on-chip oscillator operating*4	t _{SBYLO}				338	$100 + 7 / f_{ICLK} + 2n / f_{LOCO}$		

Note 1. The time for return after release from software standby is determined by the value obtained by adding the oscillation stabilization waiting time (t_{SBYOSCWT}) and the time required for operations by the software standby release sequencer (t_{SBYSEQ}).

Note 2. When several oscillators were running before the transition to software standby, the greatest value of the oscillation stabilization waiting time t_{SBYOSCWT} is selected.

Note 3. For n, the greatest value is selected from among the internal clock division settings.

Note 4. This condition applies when f_{ICLK} : f_{FCLK} = 1 : 1, 2 : 1, or 4 : 1.




Figure 45.12 Software Standby Mode Cancellation Timing

Table 45.26 Timing of Recovery from Low Power Consumption Modes (2)

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V,
 $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Recovery time after cancellation of deep software standby mode	t_{DSBY}	—	—	0.9	ms	Figure 45.13
Wait time after cancellation of deep software standby mode	t_{DSBYWT}	31	—	32	t_{Lcyc}	




Figure 45.13 Deep Software Standby Mode Cancellation Timing

45.4.4 Control Signal Timing

Table 45.27 Control Signal Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
 T_a = T_{opr}

Item	Symbol	Min.*1	Typ.	Max.	Unit	Test Conditions*1
NMI pulse width	t _{NMIW}	200	—	—	ns	2 × t _{PBcyc} ≤ 200 ns, Figure 45.14
		2 × t _{PBcyc}	—	—		2 × t _{PBcyc} > 200 ns, Figure 45.14
IRQ pulse width	t _{IRQW}	200	—	—		2 × t _{PBcyc} ≤ 200 ns, Figure 45.15
		2 × t _{PBcyc}	—	—		2 × t _{PBcyc} > 200 ns, Figure 45.15

Note 1. t_{PBcyc}: PCLKB cycle




Figure 45.14 NMI Interrupt Input Timing




Figure 45.15 IRQ Interrupt Input Timing

45.4.5 Bus Timing

Table 45.28 Bus Timing (1)

Conditions: $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$, $V_{CC_USB} = 2.7\text{ to }5.5\text{ V}$, $AV_{CC0} = AV_{CC1} = AV_{CC2} = 3.0\text{ to }5.5\text{ V}$,
 $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0\text{ V}$, $T_a = T_{opr}$,
 $ICLK = 8\text{ to }160\text{ MHz}$, $PCLKA = 8\text{ to }120\text{ MHz}$, $PCLKB = 8\text{ to }60\text{ MHz}$, $PCLKC = 8\text{ to }160\text{ MHz}$, $BCLK = 8\text{ to }60\text{ MHz}$,
 Output load conditions: $V_{OH} = 0.5 \times V_{CC}$, $V_{OL} = 0.5 \times V_{CC}$, $C = 30\text{ pF}$,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Address delay time	t_{AD}	—	—	12.5	ns	Figure 45.16 to Figure 45.21
Byte control delay time	t_{BCD}	—	—	12.5		
CS# delay time	t_{CSD}	—	—	12.5		
ALE delay time	t_{ALED}	—	—	12.5		
RD# delay time	t_{RSD}	—	—	12.5		
Read data setup time	t_{RDS}	12.5	—	—		
Read data hold time	t_{RDH}	0	—	—		
WR# delay time	t_{WRD}	—	—	12.5		
Write data delay time	t_{WDD}	—	—	12.5		
Write data hold time	t_{WDH}	0	—	—		
WAIT# setup time	t_{WTS}	12.5	—	—		
WAIT# hold time	t_{WTH}	0	—	—		

Table 45.29 Bus Timing (2)

Conditions: $2.7\text{ V} \leq V_{CC} < 4.5\text{ V}$, $V_{CC_USB} = 2.7\text{ to }5.5\text{ V}$, $AV_{CC0} = AV_{CC1} = AV_{CC2} = 3.0\text{ to }5.5\text{ V}$,
 $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0\text{ V}$, $T_a = T_{opr}$,
 $ICLK = 8\text{ to }160\text{ MHz}$, $PCLKA = 8\text{ to }120\text{ MHz}$, $PCLKB = 8\text{ to }60\text{ MHz}$, $PCLKC = 8\text{ to }160\text{ MHz}$, $BCLK = 8\text{ to }60\text{ MHz}$,
 Output load conditions: $V_{OH} = 0.5 \times V_{CC}$, $V_{OL} = 0.5 \times V_{CC}$, $C = 30\text{ pF}$,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Address delay time	t_{AD}	—	—	25	ns	Figure 45.16 to Figure 45.21
Byte control delay time	t_{BCD}	—	—	25		
CS# delay time	t_{CSD}	—	—	25		
ALE delay time	t_{ALED}	—	—	25		
RD# delay time	t_{RSD}	—	—	25		
Read data setup time	t_{RDS}	25	—	—		
Read data hold time	t_{RDH}	0	—	—		
WR# delay time	t_{WRD}	—	—	25		
Write data delay time	t_{WDD}	—	—	25		
Write data hold time	t_{WDH}	0	—	—		
WAIT# setup time	t_{WTS}	25	—	—		
WAIT# hold time	t_{WTH}	0	—	—		




Figure 45.16 Address/Data Multiplexed Bus Read Access Timing




Figure 45.17 Address/Data Multiplexed Bus Write Access Timing




Figure 45.18 External Bus Timing/Normal Read Cycle (Bus Clock Synchronized)




Figure 45.19 External Bus Timing/Normal Write Cycle (Bus Clock Synchronized)




Figure 45.20 External Bus Timing/Page Read Cycle (Bus Clock Synchronized)




Figure 45.21 External Bus Timing/Page Write Cycle (Bus Clock Synchronized)




Figure 45.22 External Bus Timing/External Wait Control

45.4.6 Timing of On-Chip Peripheral Modules

45.4.6.1 I/O Port

Table 45.30 I/O Port Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr},
 ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,
 Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item		Symbol	Min.	Max.	Unit*1	Test Conditions
I/O ports	Input data pulse width	t _{PRW}	1.5	—	t _{PBcyc}	Figure 45.23

Note 1. t_{PBcyc}: PCLKB cycle




Figure 45.23 I/O Port Input Timing

45.4.6.2 TMR

Table 45.31 TMR Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr},
 ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,
 Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item		Symbol	Min.	Max.	Unit*1	Test Conditions
TMR	Timer clock pulse width	t _{TMCWH} , t _{TMCWL}	1.5	—	t _{PBcyc}	Figure 45.24
	Single-edge setting		2.5	—		
	Both-edge setting					

Note 1. t_{PBcyc}: PCLKB cycle




Figure 45.24 TMR Clock Input Timing

45.4.6.3 MTU

Table 45.32 MTU Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr},
 ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,
 Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item		Symbol	Min.	Max.	Unit*1	Test Conditions
MTU	Input capture input pulse width	Single-edge setting	1.5	—	t _{PCcyc}	Figure 45.25
		Both-edge setting	2.5	—		
	Timer clock pulse width	Single-edge setting	t _{MTCKWH} , t _{MTCKWL}	1.5	—	t _{PCcyc}
Both-edge setting		2.5		—		
Phase counting mode		2.5	—			

Note 1. t_{PCcyc}: PCLKC cycle




Figure 45.25 MTU Input Capture Input Timing




Figure 45.26 MTU Clock Input Timing

45.4.6.4 POE

Table 45.33 POE Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr},
 ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,
 Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item		Symbol	Min.	Typ.	Max.	Unit*1	Test Conditions	
POE	POEn# input pulse width (n = 0, 4, and 8 to 14)	t _{POEW}	1.5	—	—	t _{PBcyc}	Figure 45.27	
	Output disable time	Transition of the POEn# signal level	t _{POEDI}	—	—	5 PCLKB + 0.24	μs	Figure 45.28 When detecting falling edges (ICSRm.POEnM[3:0] = 0000 (m = 1 to 5, 7 to 9, n = 0, 4, 8 to 14))
		Simultaneous conduction of output pins	t _{POEDO}	—	—	3 PCLKB + 0.2	μs	Figure 45.29
		Detection of comparator outputs	t _{POEDC}	—	—	5 PCLKB + 0.2	μs	Figure 45.30 The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00) and excludes the time for detection by comparator C.
		Register setting	t _{POEDS}	—	—	1 PCLKB + 0.2	μs	Figure 45.31 Time for access to the register is not included.
		Oscillation stop detection	t _{POEDOS}	—	—	21	μs	Figure 45.32

Note 1. t_{PBcyc}: PCLKB cycle




Figure 45.27 POE Input Timing




Figure 45.28 Output Disable Time for POE in Response to Transition of the POEn# Signal Level




Figure 45.29 Output Disable Time for POE in Response to the Simultaneous Conduction of Output Pins




Figure 45.30 Output Disable Time for POE in Response to Detection of the Comparator Outputs




Figure 45.31 Output Disable Time for POE in Response to the Register Setting




Figure 45.32 Output Disable Time for POE in Response to the Oscillation Stop Detection

45.4.6.5 POEG

Table 45.34 POE and POEG Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr},
 ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,
 Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item		Symbol	Min.	Typ.	Max.	Unit*1	Test Conditions	
POEG	GTETRn input pulse width (n = A to D)	t _{POEGW}	1.5	—	—	t _{PBcyc}	Figure 45.33	
	Output disable time	Input level detection of the GTETRn pin (via flag)	t _{POEGDI}	—	—	3 PCLKB + 0.34	μs	Figure 45.34 When the digital noise filter is not in use (POEGn.NFEN = 0 (n = A to D))
		Detection of the output stopping signal from GPTW (deadtime error, simultaneous high output, or simultaneous low output)	t _{POEGDE}	—	—	0.5	μs	Figure 45.35
		Edge detection signal from a comparator	t _{POEGDC}	—	—	4 PCLKB + 0.5	μs	Figure 45.36 The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00) and excludes the time for detection by comparator C.
		Register setting	t _{POEGDS}	—	—	1 PCLKB + 0.3	μs	Figure 45.37 Time for access to the register is not included.
		Oscillation stop detection	t _{POEGDOS}	—	—	21	μs	Figure 45.38
		Input level detection of the GTETRn pin (direct path)	t _{POEGDI}	—	—	2 PCLKB + 1 PCLKC + 0.34	μs	Figure 45.39
Level detection signal from a comparator	t _{POEGDCC}	—	—	3 PCLKB + 0.3	μs	Figure 45.40 The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00) and excludes the time for detection by comparator C.		

Note 1. t_{PBcyc}: PCLKB cycle




Figure 45.33 POEG Input Timing





Figure 45.34 Output Disable Time for POEG via Detection Flag in Response to the Input Level Detection of the GTETRn pin



Note 1. GPTWn.GTST.DTEF (dead time error flag), GPTWn.GTST.OABLF (simultaneous low output flag), or GPTWn.GTST.OABHF (simultaneous high output flag)

Figure 45.35 Output Disable Time for POEG in Response to Detection of the Output Stopping Signal from GPTW




Figure 45.36 Output Disable Time for POEG in Response to Edge Detection Signal from a Comparator




Figure 45.37 Output Disable Time for POEG in Response to the Register Setting




Figure 45.38 Output Disable Time of POEG in Response to the Oscillation Stop Detection




Figure 45.39 Output Disable Time for POEG in Direct Response to the Input Level Detection of the GTETRn pin




Figure 45.40 Output Disable Time for POEG in Response to Level Detection Signal from a Comparator

45.4.6.6 GPTW

Table 45.35 GPTW Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr},
 ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,
 Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item		Symbol	Min.	Max.	Unit*1, *2	Test Conditions
GPTW	Input capture input pulse width	Single-edge setting	1.5	—	t _{PCyc}	Figure 45.41
		Both-edge setting	2.5	—		
	External trigger input pulse width	Single-edge setting	1.5	—	t _{PBcyc}	Figure 45.42
		Both-edge setting	2.5	—		
Timer clock pulse width		t _{GTCKWH}	1.5	—	t _{PBcyc}	Figure 45.43
		t _{GTCKWL}				

Note 1. t_{PCyc}: PCLKC cycle

Note 2. t_{PBcyc}: PCLKB cycle




Figure 45.41 GPTW Input Capture Input Timing




Figure 45.42 GPTW External Trigger Input Timing




Figure 45.43 GPTW Clock Input Timing

45.4.6.7 A/D Converter Trigger

Table 45.36 A/D Converter Trigger Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr},
 ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,
 Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item	Symbol	Min.	Max.	Unit*1	Test Conditions
A/D converter	A/D converter trigger input pulse width	t _{TRGW}	1.5	—	t _{PBcyc} Figure 45.44

Note 1. t_{PBcyc}: PCLKB cycle




Figure 45.44 A/D Converter Trigger Input Timing

45.4.6.8 CAC

Table 45.37 CAC Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr},
 ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,
 Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item*1, *2	Symbol	Min.*1, *2	Max.	Unit	Test Conditions	
CAC	CACREF input pulse width	t _{PBcyc} ≤ t _{cac}	t _{CACREF}	4.5 t _{cac} + 3 t _{PBcyc}	—	ns
		t _{PBcyc} > t _{cac}		5 t _{cac} + 6.5 t _{PBcyc}	—	

Note 1. t_{PBcyc}: PCLKB cycle

Note 2. t_{cac}: CAC count clock source cycle

45.4.6.9 SCI

Table 45.38 SCIj, SCIh, and SCli Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr},
ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item		Symbol	Min.	Max.	Unit*1	Test Conditions		
SCIj, SCIh	Input clock cycle	Asynchronous	t _{Scyc}	4	—	t _{PBcyc}	Figure 45.45	
		Clock synchronous		6	—			
	Input clock pulse width		t _{SCKW}	0.4	0.6	t _{Scyc}		
	Input clock rise time		t _{SCKr}	—	5	ns		
	Input clock fall time		t _{SCKf}	—	5	ns		
	Output clock cycle	Asynchronous*2	t _{Scyc}	8	—	t _{PBcyc}		
		Clock synchronous		4	—			
	Output clock pulse width		t _{SCKW}	0.4	0.6	t _{Scyc}		
	Output clock rise time		t _{SCKr}	—	5	ns		
	Output clock fall time		t _{SCKf}	—	5	ns		
	Transmit data delay time	Clock synchronous	t _{TXD}	—	28	ns	VCC ≥ 4.5 V	Figure 45.46
				—	33		VCC < 4.5 V	
	Receive data setup time	Clock synchronous	t _{RXS}	15	—	ns	VCC ≥ 4.5 V	Figure 45.46
20				—	VCC < 4.5 V			
Receive data hold time	Clock synchronous	t _{RXH}	5	—	ns	Figure 45.46		
SCli	Input clock cycle	Asynchronous	t _{Scyc}	4	—	t _{PAcyc}	Figure 45.45	
		Clock synchronous			6			—
	Input clock pulse width		t _{SCKW}	0.4	0.6	t _{Scyc}		
	Input clock rise time		t _{SCKr}	—	5	ns		
	Input clock fall time		t _{SCKf}	—	5	ns		
	Output clock cycle	Asynchronous*2	t _{Scyc}	6	—	t _{PAcyc}		
		Clock synchronous		4	—			
	Output clock pulse width		t _{SCKW}	0.4	0.6	t _{Scyc}		
	Output clock rise time		t _{SCKr}	—	5	ns		
	Output clock fall time		t _{SCKf}	—	5	ns		
	Transmit data delay time	Master	t _{TXD}	—	15	ns	VCC ≥ 4.5 V	Figure 45.46
		Slave		—	28			
		Master		—	20		VCC < 4.5 V	
Slave		—		33				
Receive data setup time	Clock synchronous	t _{RXS}	15	—	ns	VCC ≥ 4.5 V	Figure 45.46	
			20	—		VCC < 4.5 V		
Receive data hold time	Clock synchronous	t _{RXH}	5	—	ns	Figure 45.46		

Note 1. t_{PBcyc}: PCLKB cycle; t_{PAcyc}: PCLKA cycle

Note 2. When the SEMR.ABCS and SEMR.BGDM bits are set to 1




Figure 45.45 SCK Clock Input Timing




Figure 45.46 SCI Input/Output Timing: Clock Synchronous Mode

Table 45.39 Simple IIC Timing

Conditions: $VCC = 2.7$ to 5.5 V, $VCC_USB = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0$ V, $T_a = T_{opr}$,
 $ICLK = 8$ to 160 MHz, $PCLKA = 8$ to 120 MHz, $PCLKB = 8$ to 60 MHz, $PCLKC = 8$ to 160 MHz, $BCLK = 8$ to 60 MHz,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item		Symbol*1	Min.	Max.*2	Unit	Test Conditions
Simple IIC (Standard-mode)	SSDA input rise time	t_{Sr}	—	1000	ns	Figure 45.47
	SSDA input fall time	t_{Sf}	—	300		
	SSCL, SSDA input spike pulse removal time	t_{SP}	0	$4 \times t_{Pcyc}$		
	Data input setup time	t_{SDAS}	250	—		
	Data input hold time	t_{SDAH}	0	—		
	SSCL, SSDA capacitive load	C_b	—	400	pF	
Simple IIC (Fast-mode)	SSDA input rise time	t_{Sr}	—	300	ns	Figure 45.47
	SSDA input fall time	t_{Sf}	—	300		
	SSCL, SSDA input spike pulse removal time	t_{SP}	0	$4 \times t_{Pcyc}$		
	Data input setup time	t_{SDAS}	100	—		
	Data input hold time	t_{SDAH}	0	—		
	SSCL, SSDA capacitive load	C_b	—	400	pF	

Note 1. C_b is the total capacitance of the bus lines.

Note 2. t_{Pcyc} : For SCI11, this is the period of PCLKA, and for SCI1, 5, 6, 8, 9, and 12, this is the period of PCLKB.




Figure 45.47 Simple IIC Bus Interface Input/Output Timing

Table 45.40 Simple SPI Timing

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V, $T_a = T_{opr}$,
 $ICLK = 8$ to 160 MHz, $PCLKA = 8$ to 120 MHz, $PCLKB = 8$ to 60 MHz, $PCLKC = 8$ to 160 MHz, $BCLK = 8$ to 60 MHz,
Output load conditions: $V_{OH} = 0.5 \times V_{CC}$, $V_{OL} = 0.5 \times V_{CC}$, $C = 30$ pF,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item		Symbol	Min.	Max.	Unit*1	Test Conditions	
Simple SPI (SCI11)	SCK clock cycle output (master)	t_{SPcyc}	4	65536	t_{PAcyc}	Figure 45.48	
	SCK clock cycle input (slave)		8	—			
	SCK clock high pulse width	t_{SPCKWH}	0.4	0.6	t_{SPcyc}		
	SCK clock low pulse width	t_{SPCKWL}	0.4	0.6	t_{SPcyc}		
	SCK clock rise/fall time	t_{SPCKr} , t_{SPCKf}	—	20	ns		
	Data input setup time	t_{SU}	33.3	—	ns		Figure 45.49 to Figure 45.52
	Data input hold time	t_H	33.3	—	ns		
	SS input setup time	t_{LEAD}	1	—	t_{SPcyc}		
	SS input hold time	t_{LAG}	1	—	t_{SPcyc}		
	Data output delay time	t_{OD}	—	33.3	ns		
	Data output hold time	t_{OH}	-10	—	ns		
	Data rise/fall time	t_{Dr} , t_{Df}	—	16.6	ns		
	SS input rise/fall time	t_{SSLr} , t_{SSLf}	—	16.6	ns		
	Slave access time	t_{SA}	—	7	t_{PAcyc}		Figure 45.51, Figure 45.52
	Slave output release time	t_{REL}	—	7	t_{PAcyc}		
Simple SPI (SCI1, SCI5, SCI6, SCI8, SCI9, SCI12)	SCK clock cycle output (master)	t_{SPcyc}	4	65536	t_{PBcyc}	Figure 45.48	
	SCK clock cycle input (slave)		8	—			
	SCK clock high pulse width	t_{SPCKWH}	0.4	0.6	t_{SPcyc}		
	SCK clock low pulse width	t_{SPCKWL}	0.4	0.6	t_{SPcyc}		
	SCK clock rise/fall time	t_{SPCKr} , t_{SPCKf}	—	20	ns		
	Data input setup time	t_{SU}	33.3	—	ns		Figure 45.49 to Figure 45.52
	Data input hold time	t_H	33.3	—	ns		
	SS input setup time	t_{LEAD}	1	—	t_{SPcyc}		
	SS input hold time	t_{LAG}	1	—	t_{SPcyc}		
	Data output delay time	t_{OD}	—	33.3	ns		
	Data output hold time	t_{OH}	-10	—	ns		
	Data rise/fall time	t_{Dr} , t_{Df}	—	16.6	ns		
	SS input rise/fall time	t_{SSLr} , t_{SSLf}	—	16.6	ns		
	Slave access time	t_{SA}	—	7	t_{PBcyc}		Figure 45.51, Figure 45.52
	Slave output release time	t_{REL}	—	7	t_{PBcyc}		

Note 1. t_{PAcyc} : PCLKA cycle, t_{PBcyc} : PCLKB cycle




Figure 45.48 Simple SPI Clock Timing




Figure 45.49 Simple SPI Timing (Master, CKPH = 1)




Figure 45.50 Simple SPI Timing (Master, CKPH = 0)




Figure 45.51 Simple SPI Timing (Slave, CKPH = 1)




Figure 45.52 Simple SPI Timing (Slave, CKPH = 0)

45.4.6.10 RSPI

Table 45.41 RSPI Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr},
 ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,
 Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item		Symbol	Min.*1	Max.*1	Unit*1	Test Conditions				
RSPI	RSPCK clock cycle	Master	t _{SPCyc}	2	4096	t _{PAcyc}	Figure 45.53			
		Slave		4	—					
	RSPCK clock high pulse width	Master	t _{SPCKWH}	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	ns		Figure 45.54 to Figure 45.59		
		Slave			$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2$	ns				
	RSPCK clock low pulse width	Master	t _{SPCKWL}	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	ns				
		Slave			$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2$	ns				
	RSPCK clock rise/fall time	Output	t _{SPCKr} , t _{SPCKf}	—	5	ns				
		Input		—	1	μs				
	Data input setup time	Master	t _{SU}	6	—	ns			VCC ≥ 4.5 V	Figure 45.54 to Figure 45.59
				11	—				VCC < 4.5 V	Figure 45.59
		Slave		8.3	—	ns	Figure 45.54 to Figure 45.59			
	Data input hold time	Master	PCLKA division ratio set to 1/2	t _{HF}	0	—	ns		Figure 45.54 to Figure 45.59	
			PCLKA division ratio set to a value other than 1/2	t _H	t _{PAcyc}	—				
		Slave		8.3	—					
	SSL setup time	Master	t _{LEAD}	1	8	t _{SPCyc}				
		Slave		6	—	t _{PAcyc}				
	SSL hold time	Master	t _{LAG}	1	8	t _{SPCyc}				
		Slave		6	—	t _{PAcyc}				
	Data output delay time	Master	t _{OD}	—	6.3	ns	VCC ≥ 4.5 V	Figure 45.54 to Figure 45.59		
		Slave		—	28					
Master		—		11.3	ns	VCC < 4.5 V				
Slave		—		33						
Data output hold time	Master	t _{OH}	0	—	ns	Figure 45.54 to Figure 45.59				
	Slave		0	—						
Successive transmission delay time	Master	t _{TD}	$t_{SPCyc} + 2 \times t_{PAcyc}$	$8 \times t_{SPCyc} + 2 \times t_{PAcyc}$	ns	Figure 45.58, Figure 45.59				
	Slave		$6 \times t_{PAcyc}$	—						
MOSI and MISO rise/fall time	Output	t _{Dr} , t _{Df}	—	5	ns	Figure 45.58, Figure 45.59				
	Input		—	1	μs					
SSL rise/fall time	Output	t _{SSLr} , t _{SSLf}	—	5	ns	Figure 45.58, Figure 45.59				
	Input		—	1	μs					
Slave access time			t _{SA}	—	2 × t _{PAcyc} + 28	ns	VCC ≥ 4.5 V			
				—	2 × t _{PAcyc} + 33		VCC < 4.5 V			
Slave output release time			t _{REL}	—	2 × t _{PAcyc} + 28	ns	VCC ≥ 4.5 V			
				—	2 × t _{PAcyc} + 33		VCC < 4.5 V			

Note 1. t_{PAcyc}: PCLKA cycle




Figure 45.53 RSPCKA Clock Timing




Figure 45.54 RSPCKA Timing (Master, CPHA = 0) (Bit Rate: PCLKA Division Ratio Set to a Value Other Than 1/2)




Figure 45.55 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKA Division Ratio Set to 1/2)




Figure 45.56 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKA Division Ratio Set to a Value Other Than 1/2)




Figure 45.57 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKA Division Ratio Set to 1/2)




Figure 45.58 RSPI Timing (Slave, CPHA = 0)




Figure 45.59 RSPI Timing (Slave, CPHA = 1)

45.4.6.11 RIIC

Table 45.42 RIIC Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr},
ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item		Symbol *2	Min.*1	Max.*1	Unit	Test Conditions*3
RIIC (Standard-mode, SMBus)	SCL input cycle time	t _{SCL}	6(12) × t _{IICcyc} + 1300	—	ns	Figure 45.60
	SCL input high pulse width	t _{SCLH}	3(6) × t _{IICcyc} + 300	—		
	SCL input low pulse width	t _{SCLL}	3(6) × t _{IICcyc} + 300	—		
	SCL, SDA input rise time	t _{Sr}	—	1000		
	SCL, SDA input fall time	t _{Sf}	—	300		
	SCL, SDA input spike pulse removal time	t _{SP}	0	1(4) × t _{IICcyc}		
	SDA input bus free time	t _{BUF}	3(6) × t _{IICcyc} + 300	—		
	Start condition input hold time	t _{STAH}	t _{IICcyc} + 300	—		
	Restart condition input setup time	t _{STAS}	1000	—		
	Stop condition input setup time	t _{STOS}	1000	—		
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	—		
	Data input hold time	t _{SDAH}	0	—		
	SCL, SDA capacitive load	C _b	—	400	pF	
RIIC (Fast-mode)	SCL input cycle time	t _{SCL}	6(12) × t _{IICcyc} + 600	—	ns	
	SCL input high pulse width	t _{SCLH}	3(6) × t _{IICcyc} + 300	—		
	SCL input low pulse width	t _{SCLL}	3(6) × t _{IICcyc} + 300	—		
	SCL, SDA input rise time	t _{Sr}	20 × (External pull-up voltage/5.5V)	300		
	SCL, SDA input fall time	t _{Sf}	20 × (External pull-up voltage/5.5V)	300		
	SCL, SDA input spike pulse removal time	t _{SP}	0	1(4) × t _{IICcyc}		
	SDA input bus free time	t _{BUF}	3(6) × t _{IICcyc} + 300	—		
	Start condition input hold time	t _{STAH}	t _{IICcyc} + 300	—		
	Restart condition input setup time	t _{STAS}	300	—		
	Stop condition input setup time	t _{STOS}	300	—		
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	—		
	Data input hold time	t _{SDAH}	0	—		
	SCL, SDA capacitive load	C _b	—	400	pF	

Note: t_{IICcyc}: RIIC internal reference clock (IICφ) cycle

Note 1. The value within parentheses is applicable when the value of the ICMR3.NF[1:0] bits is 11b while the digital filter is enabled by the setting ICFER.NFE = 1.

Note 2. C_b is the total capacitance of the bus lines.

Note 3. When VCC ≥ 4.5V, VOLSR.RICVLS = 0
When VCC < 4.5V, VOLSR.RICVLS = 1




Figure 45.60 IIC Bus Interface Input/Output Timing

45.4.6.12 HRPWM

Table 45.43 HRPWM Timing

Conditions: $V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$, $V_{CC_USB} = 2.7 \text{ to } 5.5 \text{ V}$, $AV_{CC0} = AV_{CC1} = AV_{CC2} = 3.0 \text{ to } 5.5 \text{ V}$,
 $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0 \text{ V}$, $T_a = T_{opr}$,
 $ICLK = 8 \text{ to } 160 \text{ MHz}$, $PCLKA = 8 \text{ to } 120 \text{ MHz}$, $PCLKB = 8 \text{ to } 60 \text{ MHz}$, $PCLKC = 8 \text{ to } 160 \text{ MHz}$, $BCLK = 8 \text{ to } 60 \text{ MHz}$,
 Output load conditions: $V_{OH} = 0.5 \times V_{CC}$, $V_{OL} = 0.5 \times V_{CC}$, $C = 30 \text{ pF}$,
 High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item	Min.	Typ.	Max.	Unit	Test Conditions
Input frequency (f_{IN})	80	—	160	MHz	
Resolution	—	195	—	ps	$f_{IN} = 160 \text{ MHz}$
DNL*1	—	± 2.0	—	LSB	

Note 1. The value is that difference from code to code normalized by the resolution (1 LSB).

45.5 USB Characteristics

Table 45.44 On-Chip USB Low Speed (Host Only) Characteristics (DP and DM Pin Characteristics)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 3.0 to 3.6 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr},
 UCLK = 48 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz

Item	Symbol	Min.	Max.	Unit	Test Conditions	
Input characteristics	Input high-level voltage	V _{IH}	2.0	—	V	
	Input low-level voltage	V _{IL}	—	0.8	V	
	Differential input sensitivity	V _{DI}	0.2	—	V	DP – DM
	Differential common mode range	V _{CM}	0.8	2.5	V	
Output characteristics	Output high-level voltage	V _{OH}	2.8	3.6	V	I _{OH} = –200 μA
	Output low-level voltage	V _{OL}	0.0	0.3	V	I _{OL} = 2 mA
	Cross-over voltage	V _{CRS}	1.3	2.0	V	Figure 45.61
	Rise time	t _{LR}	75	300	ns	
	Fall time	t _{LF}	75	300	ns	
	Rise/fall time ratio	t _{LR} / t _{LF}	80	125	%	t _{LR} / t _{LF}
Pull-down characteristics	DP/DM pull-down resistance (when the host controller function is selected)	R _{pd}	14.25	24.80	kΩ	




Figure 45.61 DP and DM Output Timing (Low Speed)




Figure 45.62 Test Circuit (Low Speed)

Table 45.45 On-Chip USB Full-Speed Characteristics (DP and DM Pin Characteristics)

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 3.0$ to 3.6 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V, $T_a = T_{opr}$,
 $UCLK = 48$ MHz, $PCLKA = 8$ to 120 MHz, $PCLKB = 8$ to 60 MHz

	Item	Symbol	Min.	Max.	Unit	Test Conditions
Input characteristics	Input high-level voltage	V_{IH}	2.0	—	V	
	Input low-level voltage	V_{IL}	—	0.8	V	
	Differential input sensitivity	V_{DI}	0.2	—	V	DP – DM
	Differential common mode range	V_{CM}	0.8	2.5	V	
Output characteristics	Output high-level voltage	V_{OH}	2.8	3.6	V	$I_{OH} = -200 \mu A$
	Output low-level voltage	V_{OL}	0.0	0.3	V	$I_{OL} = 2$ mA
	Cross-over voltage	V_{CRS}	1.3	2.0	V	Figure 45.63
	Rise time	t_{FR}	4	20	ns	
	Fall time	t_{FF}	4	20	ns	
	Rise/fall time ratio	t_{FR} / t_{FF}	90	111.11	%	t_{FR} / t_{FF}
	Output resistance	Z_{DRV}	28	44	Ω	$R_s = 22 \Omega$ included
Pull-up and pull-down characteristics	DP pull-up resistance (when the function controller function is selected)	R_{pu}	0.900	1.575	k Ω	Idle state
			1.425	3.090	k Ω	At transmission and reception
	DP/DM pull-down resistance (when the host controller function is selected)	R_{pd}	14.25	24.80	k Ω	




Figure 45.63 DP and DM Output Timing (Full-Speed)




Figure 45.64 Test Circuit (Full-Speed)

45.6 A/D Conversion Characteristics

Table 45.46 12-Bit A/D (Unit 0, 1, 2) Conversion Characteristics (1)

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, 4.5 V \leq $AV_{CC0} = AV_{CC1} = AV_{CC2} \leq 5.5$ V,
 $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0$ V, $T_a = T_{opr}$, $PCLKB = PCLKD = 8$ to 60 MHz*1,
 Source impedance = 1.0 k Ω

Item				Min.	Typ.	Max.	Unit	Test Conditions
Resolution				12	12	12	Bit	
Analog input capacitance				—	—	30	pF	
Conversion time*2 (Operation at PCLKD = 60 MHz)	AN000 to AN002, AN100 to AN102	Channel-dedicated sample-and-hold circuits in use	Constant sampling enabled	1.00	—	—	μ s	• Sampling time: 24 PCLKD
			Constant sampling disabled	1.40	—	—		• Sampling time of channel-dedicated sample-and-hold circuits: 24 PCLKD • Sampling time: 24 PCLKD
		Channel-dedicated sample-and- hold circuits not in use		0.90	—	—		• Sampling time: 30 PCLKD
	AN003 to AN006, AN103 to AN106		0.90	—	—	• Sampling time: 30 PCLKD		
	AN007, AN107, AN200 to AN211		0.95	—	—	• Sampling time: 33 PCLKD		
	AN216 to AN217		1.05	—	—	• Sampling time: 39 PCLKD		
Offset error	Channel-dedicated sample-and- hold circuits in use		—	± 1.5	± 6.0	LSB	AN000 to AN002, AN100 to AN102 = 0.2 V	
	Channel-dedicated sample-and- hold circuits not in use		—	± 1.5	± 5.0			
Full-scale error	Channel-dedicated sample-and- hold circuits in use		—	± 1.5	± 5.5		AN000 to AN002 = $AV_{CC0} - 0.2$ V AN100 to AN102 = $AV_{CC1} - 0.2$ V	
	Channel-dedicated sample-and- hold circuits not in use		—	± 1.5	± 4.5			
Quantization error	Channel-dedicated sample-and- hold circuits in use		—	± 0.5	—			
	Channel-dedicated sample-and- hold circuits not in use		—	± 0.5	—			
Absolute accuracy	AN000 to AN002, AN100 to AN102	Channel-dedicated sample-and- hold circuits in use	—	± 3.0	± 6.0			
		Channel-dedicated sample-and- hold circuits not in use	—	± 2.5	± 5.5			
	AN003 to AN007, AN103 to AN107		—	± 2.5	± 5.5			
	AN200 to AN211		—	± 2.5	± 5.5			
	AN216 to AN217		—	± 2.5	± 6.5			
DNL differential nonlinearity error	Channel-dedicated sample-and- hold circuits in use		—	± 1.0	± 2.5			
	Channel-dedicated sample-and- hold circuits not in use		—	± 1.0	± 1.5			
INL integral nonlinearity error	Channel-dedicated sample-and- hold circuits in use		—	± 1.5	± 4.0			
	Channel-dedicated sample-and- hold circuits not in use		—	± 1.5	± 2.5			
Holding time of the channel-dedicated sample-and-hold circuit				—	—	20	μ s	
Dynamic range	AN000 to AN002	Channel-dedicated sample-and- hold circuits in use	0.2	—	$AV_{CC0} - 0.2$	V		
	AN100 to AN102	Channel-dedicated sample-and- hold circuits in use	0.2	—	$AV_{CC1} - 0.2$			

Note: The above specification values apply when there is no access to the external bus during A/D conversion. If access proceeds during A/D conversion, values may not fall within the above ranges.

Note 1. When PCLKD was higher than 40 MHz, capacitors with the following values were placed in parallel with the 0.1- μ F capacitors between AV_{CC0} and AV_{SS0} , AV_{CC1} and AV_{SS1} , and AV_{CC2} and AV_{SS2} for measurement of the A/D conversion characteristics.

- Products with 64 Kbytes of RAM: 1000 pF
- Products with 128 Kbytes of RAM: 0.01 μ F

Note 2. The conversion time is the sum of the sampling time and the comparison time. The numbers of sampling-clock cycles are indicated as the test conditions.

Table 45.47 12-Bit A/D (Unit 0, 1, 2) Conversion Characteristics (2)

Conditions: $V_{CC} = 2.7$ to 4.5 V, $V_{CC_USB} = 2.7$ to 4.5 V, 3.0 V $\leq AV_{CC0} = AV_{CC1} = AV_{CC2} < 4.5$ V,
 $V_{SS} = V_{SS_USB} = AV_{SS0} = AV_{SS1} = AV_{SS2} = 0$ V, $T_a = T_{opr}$, $PCLKB = PCLKD = 8$ to 40 MHz,
 Source impedance = 1.0 k Ω

Item				Min.	Typ.	Max.	Unit	Test Conditions
Resolution				12	12	12	Bit	
Analog input capacitance				—	—	30	pF	
Conversion time*1 (Operation at PCLKD = 40 MHz)	AN000 to AN002, AN100 to AN102	Channel-dedicated sample-and-hold circuits in use	Constant sampling enabled	1.35	—	—	μ s	• Sampling time: 18 PCLKD
			Constant sampling disabled	1.80	—	—		• Sampling time of channel-dedicated sample-and-hold circuits: 18 PCLKD • Sampling time: 18 PCLKD
		Channel-dedicated sample-and- hold circuits not in use		1.13	—	—		• Sampling time: 21 PCLKD
	AN003 to AN006, AN103 to AN106		1.13	—	—	• Sampling time: 21 PCLKD		
	AN007, AN107, AN200 to AN211		1.20	—	—	• Sampling time: 24 PCLKD		
	AN216 to AN217		1.28	—	—	• Sampling time: 27 PCLKD		
Offset error		Channel-dedicated sample-and- hold circuits in use		—	± 1.5	± 7.5	LSB	AN000 to AN002, AN100 to AN102 = 0.2 V
		Channel-dedicated sample-and- hold circuits not in use		—	± 1.5	± 6.5		
Full-scale error		Channel-dedicated sample-and- hold circuits in use		—	± 1.5	± 7.5		AN000 to AN002 = $AV_{CC0} - 0.2$ V AN100 to AN102 = $AV_{CC1} - 0.2$ V
		Channel-dedicated sample-and- hold circuits not in use		—	± 1.5	± 6.5		
Quantization error		Channel-dedicated sample-and- hold circuits in use		—	± 0.5	—		
		Channel-dedicated sample-and- hold circuits not in use		—	± 0.5	—		
Absolute accuracy	AN000 to AN002, AN100 to AN102	Channel-dedicated sample-and- hold circuits in use		—	± 4.0	± 8.0		
		Channel-dedicated sample-and- hold circuits not in use		—	± 2.5	± 7.0		
	AN003 to AN007, AN103 to AN107		—	± 2.5	± 7.0			
	AN200 to AN211		—	± 2.5	± 7.0			
	AN216 to AN217		—	± 2.5	± 8.0			
DNL differential nonlinearity error		Channel-dedicated sample-and- hold circuits in use		—	± 1.0	± 4.5		
		Channel-dedicated sample-and- hold circuits not in use		—	± 1.0	± 3.5		
INL integral nonlinearity error		Channel-dedicated sample-and- hold circuits in use		—	± 2.0	± 5.0		
		Channel-dedicated sample-and- hold circuits not in use		—	± 1.5	± 3.5		
Channel-dedicated sample-and-hold characteristics of hold circuits				—	—	20	μ s	
Dynamic range	AN000 to AN002	Channel-dedicated sample-and- hold circuits in use		0.2	—	$AV_{CC0} - 0.2$	V	
	AN100 to AN102	Channel-dedicated sample-and- hold circuits in use		0.2	—	$AV_{CC1} - 0.2$		

Note: The above specification values apply when there is no access to the external bus during A/D conversion. If access proceeds during A/D conversion, values may not fall within the above ranges.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The numbers of sampling-clock cycles are indicated as the test conditions.

Table 45.48 A/D Internal Reference Voltage Characteristics

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V, $T_a = T_{opr}$, $PCLKB = PCLKD = 8$ to 60 MHz

Item	Min.	Typ.	Max.	Unit	Test Conditions
A/D internal reference voltage	1.20	1.25	1.30	V	

Note: The above specification values apply during normal operations.

45.7 Programmable Gain Amplifier Characteristics

Table 45.49 Programmable Gain Amplifier Characteristics (single-ended input)

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V, $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input offset voltage	V_{IO}	—	3	8	mV	
Single-ended input voltage range	V_{ISR}	$V_{OR}(\text{min})/G$	—	$V_{OR}(\text{min})/G$	V	
Output voltage range	V_{OR}	$0.10 \times AVCCn$	—	$0.90 \times AVCCn$		G = 2.000 to 3.636
		$0.15 \times AVCCn$	—	$0.85 \times AVCCn$		G = 4.000 to 6.667
		$0.20 \times AVCCn$	—	$0.80 \times AVCCn$		G = 8.000 to 20.000
Gain	G	2.000	—	20.000	Linear gain	
Gain error	E_G	—	± 0.5	± 2.0	%	G = 2.000
		—	± 0.5	± 2.0		G = 2.500
		—	± 0.5	± 2.0		G = 3.077
		—	± 0.5	± 2.0		G = 3.636
		—	± 0.6	± 2.0		G = 4.000
		—	± 0.6	± 2.0		G = 4.444
		—	± 0.7	± 2.0		G = 5.000
		—	± 0.7	± 3.0		G = 6.667
		—	± 0.7	± 3.0		G = 8.000
		—	± 0.7	± 4.0		G = 10.000
		—	± 1.1	± 4.0		G = 13.333
—	± 1.3	± 4.0	G = 20.000			
Slew rate	SR	10	—	—	V/ μ s	
Operation stabilization time	t_{start}	—	—	5	μ s	

n = 0 and 1

Table 45.50 Programmable Gain Amplifier Characteristics (pseudo-differential input)

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V, $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions*1
Input offset voltage	V_{IO}	—	10	20	mV	
Differential input voltage range	V_{IDR}	$-0.28 \times AVCCn / G$	—	$0.28 \times AVCCn / G$	V	
Output voltage range	V_{OR}	$0.22 \times AVCCn$	—	$0.78 \times AVCCn$		
Input voltage range (PGAVSSn)	$V_{I(PGAVSS)}$	-0.5	—	0.3		$AVCCn < 4.3$ V
		-0.5	—	0.6		$AVCCn \geq 4.3$ V
Gain error	E_G	—	± 0.5	± 2.0	%	G = 1.500
		—	± 0.5	± 2.0		G = 4.000
		—	± 0.8	± 3.0		G = 7.000
		—	± 1.2	± 4.0		G = 12.333
Slew rate	SR	10	—	—	V/ μ s	
Operation stabilization time	t_{start}	—	—	5	μ s	

n = 0 and 1

Note 1. When $AVCC0 = AVCC1 = AVCC2 \geq 4.0$ V, $VOLSR.PGAVLS = 0$
 When $AVCC0 = AVCC1 = AVCC2 < 4.0$ V, $VOLSR.PGAVLS = 1$




Figure 45.65 Input and Output Signal Levels with the PGA's Pseudo-Differential Setting

45.8 Comparator Characteristics

Table 45.51 Comparator Characteristics

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input offset voltage	V _{IO}	—	8	40	mV	
Reference input voltage range	V _{ref}	0	—	AVCC1	V	CMPSEL1.CVRS[3:0] = 0100b, 1000b
		0	—	AVCC2		CMPSEL1.CVRS[3:0] = 0001b, 0010b
Response time	t _{tot(r)}	—	—	200	ns	VOD = 100 mV CMPCTL.CDFS = 0
	t _{tot(f)}	—	—	200		
Waiting time for stabilization following switching of the input	t _{cwait}	300	—	—		
Operation stabilization time	t _{cmp}	—	—	1	μs	




Figure 45.66 Comparator Response Time

45.9 D/A Conversion Characteristics

Table 45.52 D/A Conversion Characteristics

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V, $T_a = T_{opr}$

Item	Min.	Typ.	Max.	Unit	Test Conditions
Resolution	12	12	12	Bit	
Absolute accuracy	—	—	±6.0	LSB	2-M Ω resistive load, 10-bit conversion
Differential nonlinearity error (DNL)	—	±1.0	±2.0	LSB	2-M Ω resistive load
Output resistance (R_o)	—	5.7	—	k Ω	
Conversion time	—	—	3	μ s	20-pF capacitive load

45.10 Temperature Sensor Characteristics

Table 45.53 Temperature Sensor Characteristics

Conditions: $V_{CC} = 2.7$ to 5.5 V, $V_{CC_USB} = 2.7$ to 5.5 V, $AVCC0 = AVCC1 = AVCC2 = 3.0$ to 5.5 V,
 $V_{SS} = V_{SS_USB} = AVSS0 = AVSS1 = AVSS2 = 0$ V, $T_a = T_{opr}$,
 $PCLKB = PCLKD = 8$ to 60 MHz

Item	Min.	Typ.	Max.	Unit	Test Conditions
Relative accuracy	—	±1.0	—	°C	
Temperature slope	—	-2.0	—	mV/°C	
Output voltage	—	0.63	—	V	$T_a = 25^\circ\text{C}$
Temperature sensor start time	—	—	200	μ s	
Sampling time*1	3	—	—	μ s	

Note 1. Set the S12AD2.ADSSTR register such that the sampling time of the 12-bit A/D converter satisfies this specification.


45.11 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Table 45.54 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions		
Voltage detection level	Power-on reset (POR)	V _{POR}	2.46	2.58	2.70	V	Figure 45.67	
	Voltage detection circuit (LVD0)	V _{det0_1}	4.04	4.22	4.40		Figure 45.68	
		V _{det0_2}	2.71	2.83	2.95			
	Voltage detection circuit (LVD1)	V _{det1_0}	4.39	4.57	4.75		Figure 45.69	
		V _{det1_1}	4.29	4.47	4.65			
		V _{det1_2}	4.14	4.32	4.50			
		V _{det1_3}	2.81	2.93	3.05			
		V _{det1_4}	2.76	2.88	3.00			
	Voltage detection circuit (LVD2)	V _{det2_0}	4.39	4.57	4.75		Figure 45.70	
		V _{det2_1}	4.29	4.47	4.65			
		V _{det2_2}	4.14	4.32	4.50			
		V _{det2_3}	2.81	2.93	3.05			
		V _{det2_4}	2.76	2.88	3.00			
	Internal reset time	Power-on reset time	t _{POR}	—	13.7		ms	Figure 45.67
		LVD0 reset time	t _{LVD0}	—	0.70			Figure 45.68
LVD1 reset time		t _{LVD1}	—	0.57	Figure 45.69			
LVD2 reset time		t _{LVD2}	—	0.57	Figure 45.70			
Minimum VCC down time	t _{VOFF}	200	—	—	μs	Figure 45.67, Figure 45.68		
Response delay time	t _{det}	—	—	200	μs	Figure 45.67 to Figure 45.70		
LVD operation stabilization time (after LVD is enabled)	T _{d(E-A)}	—	—	20	μs	Figure 45.69, Figure 45.70		
Hysteresis width (LVD1 and LVD2)	V _{LVH}	—	80	—	mV			

Note: The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR}, V_{det1}, and V_{det2} for the POR/ LVD.

**Figure 45.67 Power-on Reset Timing**




Figure 45.68 Voltage Detection Circuit Timing (V_{det0})




Figure 45.69 Voltage Detection Circuit Timing (V_{det1})




Figure 45.70 Voltage Detection Circuit Timing (V_{det2})

45.12 Oscillation Stop Detection Timing

Table 45.55 Oscillation Stop Detection Circuit Characteristics

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Detection time	t _{dr}	—	—	1	ms	Figure 45.71




Figure 45.71 Oscillation Stop Detection Timing

45.13 Flash Memory Characteristics

Table 45.56 Code Flash Memory Characteristics

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
 Temperature range for program/erase: T_a = T_{opr}

Item	Symbol	FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 60 MHz			Unit	Test Conditions
		Min.	Typ.	Max.	Min.	Typ.	Max.		
Program time (N _{PEC} ≤ 100 cycles)	256 bytes	t _{P256}	—	0.9	13.2	—	0.4	6	ms
	8 Kbytes	t _{P8K}	—	29	176	—	13	80	
	32 Kbytes	t _{P32K}	—	116	704	—	52	320	
Program time (N _{PEC} > 100 cycles)	256 bytes	t _{P256}	—	1.1	15.8	—	0.5	7.2	
	8 Kbytes	t _{P8K}	—	35	212	—	16	96	
	32 Kbytes	t _{P32K}	—	140	848	—	64	384	
Erase time (N _{PEC} ≤ 100 cycles)	8 Kbytes	t _{E8K}	—	71	216	—	39	120	
	32 Kbytes	t _{E32K}	—	254	864	—	141	480	
Erase time (N _{PEC} > 100 cycles)	8 Kbytes	t _{E8K}	—	85	260	—	47	144	
	32 Kbytes	t _{E32K}	—	304	1040	—	169	576	
Program/erase cycles*1	N _{PEC}	1000*2	—	—	1000*2	—	—	Cycles	
Program suspend latency	t _{SPD}	—	—	264	—	—	120	μs	
Primary erase suspend latency in suspend priority mode	t _{SESD1}	—	—	216	—	—	120	ms	
Secondary erase suspend latency in suspend priority mode	t _{SESD2}	—	—	1.7	—	—	1.7		
Erase suspend latency in erase priority mode	t _{SEED}	—	—	1.7	—	—	1.7		
Forced stop command	t _{FD}	—	—	32	—	—	20	μs	
Data retention*3, *4	t _{DRP}	20	—	—	20	—	—	Year	T _a ≤ 85°C
		10	—	—	10	—	—		T _a ≤ 105°C

Note 1. Definition of program/erase cycle:

The program/erase cycle is the number of erasing for each block. When the number of program/erase cycles is n, each block can be erased n times. For instance, when 256-byte program is performed 32 times for different addresses in 8-Kbyte block and then the block is erased, the program/erase cycle is counted as one. However, the same address cannot be programmed more than once before the next erase cycle (overwriting is prohibited).

Note 2. Characteristics are degraded as the number of program/erase increases. This is the minimum value of program/erase cycles to guarantee all characteristics listed in this table.

Note 3. This shows the characteristic when the flash memory writer or self-programming library from Renesas Electronics is in use, and the number of times programming and erasure proceed does not exceed the specified value.

Note 4. These values are based on the results of reliability testing.

Table 45.57 Data Flash Memory Characteristics

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
Temperature range for program/erase: T_a = T_{opr}

Item	Symbol	FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 60 MHz			Unit	Test Conditions	
		Min.	Typ.	Max.	Min.	Typ.	Max.			
Program time	4 bytes	t _{DP4}	—	0.36	3.8	—	0.16	1.7	ms	
Erase time	64 bytes	t _{DE64}	—	3.1	18	—	1.7	10		
Blank check time	4 bytes	t _{DBC4}	—	—	84	—	—	30	μs	
	64 bytes	t _{DBC64}	—	—	280	—	—	100		
	2 Kbytes	t _{DBC2K}	—	—	6160	—	—	2200		
Program/erase cycles*1		N _{DPEC}	100000 *2	—	—	100000 *2	—	—	Cycles	
Program suspend latency		t _{DSPD}	—	—	264	—	—	120	μs	
Primary erase suspend latency in suspend priority mode		t _{DSESD1}	—	—	216	—	—	120		
Secondary erase suspend latency in suspend priority mode		t _{DSESD2}	—	—	300	—	—	300		
Erase suspend latency in erase priority mode		t _{DSEED}	—	—	300	—	—	300		
Forced stop command		t _{FD}	—	—	32	—	—	20		
Data retention*3, *4		t _{DDRP}	20	—	—	20	—	—	Year	T _a ≤ 85°C
			10	—	—	10	—	—		T _a ≤ 105°C

Note 1. Definition of program/erase cycle:

The program/erase cycle is the number of erasing for each block. When the number of program/erase cycles is n, each block can be erased n times. For instance, when 4-byte program is performed 512 times for different addresses in 2-Kbyte block and then the block is erased, the program/erase cycle is counted as one. However, the same address cannot be programmed more than once before the next erase cycle (overwriting is prohibited).

Note 2. Characteristics are degraded as the number of program/erase increases. This is the minimum value of program/erase cycles to guarantee all characteristics listed in this table.

Note 3. This shows the characteristic when the flash memory writer or self-programming library from Renesas Electronics is in use, and the number of times programming and erasure proceed does not exceed the specified value.

Note 4. These values are based on the results of reliability testing.




Figure 45.72 Flash Memory Program/Erase Suspend Timing

Appendix 1. Port States in Each Processing Mode

Table 1.1 Port States in Each Processing State (1 / 6)

Port Name Pin Name	Operating Mode According to Registers Setting	Reset	Software Standby Mode		Deep Software Standby Mode IOKEEP = 1/0	After Deep Software Standby Mode is Canceled (Return to Start-up Mode)	
			OPE = 1	OPE = 0		IOKEEP = 1 ¹¹	IOKEEP = 0
P00/A11/IRQ2, P01/A10/IRQ4	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²			
P10/IRQ0_DS	All	Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z
P11/RD#/ IRQ1_DS	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[RD# output] H [Other than the above] Keep-O ²	[RD# output] Hi-Z [Other than the above] Keep-O ²			
P12/IRQ9, P13/IRQ10, P14/IRQ11, P15/IRQ12, P16/IRQ13, P17/IRQ14	All	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
P20/D15/ IRQ7_DS, P21/D14/ IRQ6_DS	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Data output] Hi-Z [Other than the above] Keep-O ²				
P22/D13/ IRQ10, P23/D12/ IRQ11, P24/D11/IRQ4	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Data output] Hi-Z [Other than the above] Keep-O ²				
P25/CS3#/ IRQ10, P26/CS2#/ IRQ11	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CSn# output] H [Other than the above] Keep-O ²	[CSn# output] Hi-Z [Other than the above] Keep-O ²			
P27/CS3# ⁵ / IRQ15	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CSn# output] H ⁵ [Other than the above] Keep-O ²	[CSn# output] Hi-Z ⁵ [Other than the above] Keep-O ²			
P30/D10/ IRQ7, P31/D9/IRQ6	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Data output] Hi-Z [Other than the above] Keep-O ²				
P32/D8/ IRQ12_DS	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Data output] Hi-Z [Other than the above] Keep-O ²				
P33/D7/ IRQ13_DS	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Data output] Hi-Z [Other than the above] Keep-O ²				
P34/A12/ IRQ3, P35/A13/IRQ6	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²			
P36, P37	All	Hi-Z	Keep-O		Keep	Keep	Hi-Z

Table 1.1 Port States in Each Processing State (2 / 6)

Port Name Pin Name	Operating Mode According to Registers Setting		Reset	Software Standby Mode		Deep Software Standby Mode IOKEEP = 1/0	After Deep Software Standby Mode is Canceled (Return to Start-up Mode)		
				OPE = 1	OPE = 0		IOKEEP = 1*	IOKEEP = 0	
P40, P41, P42, P43, P44, P45, P46, P47	All		Hi-Z	Keep-O		Keep	Keep	Hi-Z	
P50, P51	All		Hi-Z	Keep-O		Keep	Keep	Hi-Z	
P52/IRQ0	All		Hi-Z	Keep-O ²		Keep	Keep	Hi-Z	
P53/A20/ A18 ⁵ /IRQ1, P54/A19/ A17 ⁵ /IRQ2, P55/A18/ A16 ⁵ /IRQ3	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O ²		Keep	Keep	Hi-Z	
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²				
P60/A17/ A15 ⁵ /IRQ4, P61/A16/ A14 ⁵ /IRQ5, P62/A15/ A13 ⁵ /IRQ6, P63/A14/ A12 ⁵ /IRQ7	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O ²		Keep	Keep	Hi-Z	
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²				
P64/DA0/A13/ IRQ8	Single-chip mode (EXBE = 0)	DA0 output (DAOE0 = 1)		DA output retained		Hi-Z	Hi-Z	Hi-Z	
		Other than the above (DAOE0 = 0)		Keep-O ²		Keep	Keep		
	On-chip ROM enabled/ disabled extended (EXBE = 1)	Address output		[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²	Keep	Keep	Hi-Z	
		Other than the above	DA0 output (DAOE0 = 1)		DA output retained		Hi-Z		Hi-Z
			Other than the above (DAOE0 = 0)		Keep-O ²		Keep		Keep
P65/DA1/A12/ IRQ9	Single-chip mode (EXBE = 0)	DA1 output (DAOE1 = 1)		DA output retained		Hi-Z	Hi-Z	Hi-Z	
		Other than the above (DAOE1 = 0)		Keep-O ²		Keep	Keep		
	On-chip ROM enabled/ disabled extended (EXBE = 1)	Address output		[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²	Keep	Keep	Hi-Z	
		Other than the above	DA1 output (DAOE1 = 1)		DA output retained		Hi-Z		Hi-Z
			Other than the above (DAOE1 = 0)		Keep-O ²		Keep		Keep
P70/D6/ IRQ5_DS	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z	
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[Data output] Hi-Z					
P71/D5, P72/D4, P73/D3, P74/D2, P75/D1, P76/D0	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O ²		Keep	Keep	Hi-Z	
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[Data output] Hi-Z					
P80/CS1#/ IRQ5	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O ²		Keep	Keep	Hi-Z	
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[CSn# output] H [Other than the above] Keep-O ²	[CSn# output] Hi-Z [Other than the above] Keep-O ²				

Table 1.1 Port States in Each Processing State (3 / 6)

Port Name Pin Name	Operating Mode According to Registers Setting	Reset	Software Standby Mode		Deep Software Standby Mode IOKEEP = 1/0	After Deep Software Standby Mode is Canceled (Return to Start-up Mode)	
			OPE = 1	OPE = 0		IOKEEP = 1*	IOKEEP = 0
P81/CS2#	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CSn# output] H [Other than the above] Keep-O	[CSn# output] Hi-Z [Other than the above] Keep-O			
P82/ALE/IRQ3	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[ALE output] L [Other than the above] Keep-O ²	[ALE output] Hi-Z [Other than the above] Keep-O ²			
P90, P91, P92, P93, P94, P95	All	Hi-Z	Keep-O		Keep	Keep	Hi-Z
P96/CS0#/ IRQ4_DS	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CSn# output] H [Other than the above] Keep-O ²	[CSn# output] Hi-Z [Other than the above] Keep-O ²			
PA0	All	Hi-Z	Keep-O		Keep	Keep	Hi-Z
PA1/ IRQ14_DS	All	Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z
PA2/A0/BC0#	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O	[Address output] Hi-Z [Other than the above] Keep-O			
PA3/A1 ⁵ , PA4/A2 ⁵	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained ⁵ [Other than the above] Keep-O	[Address output] Hi-Z ⁵ [Other than the above] Keep-O			
PA5/A3 ⁵ / IRQ1	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained ⁵ [Other than the above] Keep-O ²	[Address output] Hi-Z ⁵ [Other than the above] Keep-O ²			
PA6/A14/IRQ7	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²			
PA7/A15	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O	[Address output] Hi-Z [Other than the above] Keep-O			
PB0/A0/BC0#/ A4 ⁵ /IRQ8	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²			
PB1/A5 ⁵ / IRQ4	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained ⁵ [Other than the above] Keep-O ²	[Address output] Hi-Z ⁵ [Other than the above] Keep-O ²			

Table 1.1 Port States in Each Processing State (4 / 6)

Port Name Pin Name	Operating Mode According to Registers Setting	Reset	Software Standby Mode		Deep Software Standby Mode IOKEEP = 1/0	After Deep Software Standby Mode is Canceled (Return to Start-up Mode)	
			OPE = 1	OPE = 0		IOKEEP = 1*	IOKEEP = 0
PB2/A6 ⁵	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained ⁵ [Other than the above] Keep-O	[Address output] Hi-Z ⁵ [Other than the above] Keep-O			
PB3/A7 ⁵ / IRQ9	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained ⁵ [Other than the above] Keep-O ²	[Address output] Hi-Z ⁵ [Other than the above] Keep-O ²			
PB4/A1/ IRQ3_DS	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²			
PB5/A2	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O	[Address output] Hi-Z [Other than the above] Keep-O			
PB6/A3/IRQ2	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²			
PB7/A4	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O	[Address output] Hi-Z [Other than the above] Keep-O			
PC0/CS0#/ IRQ12	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CSn# output] H [Other than the above] Keep-O ²	[CSn# output] Hi-Z [Other than the above] Keep-O ²			
PC1/A16/ IRQ13	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²			
PC2/CS1#/ IRQ15	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CSn# output] H [Other than the above] Keep-O ²	[CSn# output] Hi-Z [Other than the above] Keep-O ²			
PC3/IRQ14	All	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
PC4/A20	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²			
PC5/ IRQ10_DS, PC6/ IRQ11_DS	All	Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z
PD0/A5, PD1/A6, PD2/A7	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O	[Address output] Hi-Z [Other than the above] Keep-O			
PD3	All	Hi-Z	Keep-O		Keep	Keep	Hi-Z

Table 1.1 Port States in Each Processing State (5 / 6)

Port Name Pin Name	Operating Mode According to Registers Setting	Reset	Software Standby Mode		Deep Software Standby Mode IOKEEP = 1/0	After Deep Software Standby Mode is Canceled (Return to Start-up Mode)	
			OPE = 1	OPE = 0		IOKEEP = 1*	IOKEEP = 0
PD4/IRQ2, PD5/IRQ6, PD6/IRQ5, PD7/IRQ8	All	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
PE0/WR1#/ BC1#/IRQ7	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[WR1#/BC1# output] H [Other than the above] Keep-O ²	[WR1#/BC1# output] Hi-Z [Other than the above] Keep-O ²			
PE1/WR0#/ WR#/IRQ15	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[WR0#/WR# output] H	[WR0#/WR# output] Hi-Z			
PE2/NMI	All	Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z
PE3/A8/ IRQ2_DS	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²			
PE4/A9/IRQ1	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²			
PE5/BCLK/ IRQ0	All	Hi-Z	[Clock output] H [Other than the above] Keep-O ²		Keep	Keep	Hi-Z
PE6/RD#/ IRQ3	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[RD# output] H [Other than the above] Keep-O ²	[RD# output] Hi-Z [Other than the above] Keep-O ²			
PF0/A0/BC0#/ IRQ12	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O ²	[Address output] Hi-Z [Other than the above] Keep-O ²			
PF1/A17/ CS1#/IRQ13, PF2/A18/ CS2#/IRQ5, PF3/A19/ CS3#/IRQ14	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [CSn# output] H [Other than the above] Keep-O ²	[Address output] Hi-Z [CSn# output] Hi-Z [Other than the above] Keep-O ²			
PG0/D13/ IRQ0, PG1/D12/ IRQ1, PG2/D11/IRQ2	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Data output] Hi-Z [Other than the above] Keep-O ²				
PH0/ PGAVSS0 ⁶	All	Pull-up ⁶	Keep-O ⁷		Keep ⁷	Keep ⁷	Keep ⁷
PH1, PH2, PH3	All	Hi-Z	Keep-O		Keep	Keep	Hi-Z
PH4/ PGAVSS1 ⁶	All	Pull-up ⁶	Keep-O ⁷		Keep ⁷	Keep ⁷	Keep ⁷
PH5, PH6, PH7	All	Hi-Z	Keep-O		Keep	Keep	Hi-Z
PK0/CS1#/ IRQ15_DS	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CSn# output] H [Other than the above] Keep-O ²	[CSn# output] Hi-Z [Other than the above] Keep-O ²			

Table 1.1 Port States in Each Processing State (6 / 6)

Port Name Pin Name	Operating Mode According to Registers Setting	Reset	Software Standby Mode		Deep Software Standby Mode IOKEEP = 1/0	After Deep Software Standby Mode is Canceled (Return to Start-up Mode)	
			OPE = 1	OPE = 0		IOKEEP = 1*1	IOKEEP = 0
PK1/D15/ IRQ8_DS, PK2/D14/ IRQ9_DS	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O ²		Keep-O ³	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Data output] Hi-Z [Other than the above] Keep-O ²				
USB0_DM	All	Hi-Z	Keep-O ⁴		Hi-Z	Hi-Z	
USB0_DP	All	Hi-Z	Keep-O ⁴		Hi-Z	Hi-Z	

H: High-level

L: Low-level

Keep-O: Output pins retain their previous values, and input pins become high-impedance. If the input pull-up resistor control register is enabled, the input pull-up resistor is retained as the enabling state.

Keep: Pin states are retained during periods on software standby.

Hi-Z: High-impedance

Note 1. The I/O port state is retained until the DPSBYCR.IOKEEP bit is cleared to 0.

Note 2. Input is enabled if the pin is specified as the software standby cancelling source while it is used as an external interrupt pin.

Note 3. Input is enabled if the pin is specified as the deep software standby cancelling source.

Note 4. Input is enabled while the pin is used as an input pin.

Note 5. This is only available for products with 128 Kbytes of RAM.

Note 6. Products without pseudo-differential input do not have the corresponding pins.

Note 7. When VOLSR.PGAVLS = 0, the internal pull-up resistors are enabled.

In software standby mode or deep software standby mode, when a voltage higher than 0 V is applied to all pins from P40 to P42, PH0 (only present on products with pseudo-differential input), P44 to P46, and PH4 (only present on products with pseudo-differential input) or they are made open-circuit, the internal pull-up resistors can be disabled by setting VOLSR.PGAVLS = 1.

Appendix 2. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in “Packages” on Renesas Electronics Corporation website.




Figure A 144-Pin LFQFP (PLQP0144KA-B)




Figure B 112-Pin LQFP (PLQP0112JA-B)







Figure C 100-Pin LQFP (PLQP0100KB-B)

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LQFP80-14x14-0.65	PLQP0080JA-B	—	0.6




- NOTE)
1. DIMENSIONS “*1” AND “*2” DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION “*3” DOES NOT INCLUDE TRIM OFFSET.
 3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
 4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.





Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	13.9	14.0	14.1
E	13.9	14.0	14.1
A ₂	—	1.4	—
H _D	15.8	16.0	16.2
H _E	15.8	16.0	16.2
A	—	—	1.7
A ₁	0.05	—	0.15
b _p	0.22	0.30	0.38
c	0.09	—	0.20
θ	0°	3.5°	8°
e	—	0.65	—
x	—	—	0.13
y	—	—	0.10
L _p	0.45	0.6	0.75
L ₁	—	1.0	—

Figure D 80-Pin LQFP (PLQP0080JA-B)

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP80-12x12-0.50	PLQP0080KB-B	—	0.5



- NOTE)
1. DIMENSIONS "**1" AND "**2" DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION "**3" DOES NOT INCLUDE TRIM OFFSET.
 3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
 4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.






Detail F

Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	11.9	12.0	12.1
E	11.9	12.0	12.1
A ₂	—	1.4	—
H _D	13.8	14.0	14.2
H _E	13.8	14.0	14.2
A	—	—	1.7
A ₁	0.05	—	0.15
b _p	0.15	0.20	0.27
c	0.09	—	0.20
θ	0°	3.5°	8°
ⓔ	—	0.5	—
x	—	—	0.08
y	—	—	0.08
L _p	0.45	0.6	0.75
L ₁	—	1.0	—

Figure E 80-Pin LFQFP (PLQP0080KB-B)

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP64-10x10-0.50	PLQP0064KB-C	—	0.3

Unit: mm




- NOTE)
1. DIMENSIONS “*1” AND “*2” DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION “*3” DOES NOT INCLUDE TRIM OFFSET.
 3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
 4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.

Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	9.9	10.0	10.1
E	9.9	10.0	10.1
A ₂	—	1.4	—
H _D	11.8	12.0	12.2
H _E	11.8	12.0	12.2
A	—	—	1.7
A ₁	0.05	—	0.15
b _p	0.15	0.20	0.27
c	0.09	—	0.20
θ	0°	3.5°	8°
[e]	—	0.5	—
x	—	—	0.08
y	—	—	0.08
L _p	0.45	0.6	0.75
L ₁	—	1.0	—



Figure F 64-Pin LFQFP (PLQP0064KB-C)

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP48-7x7-0.50	PLQP0048KB-B	—	0.2

Unit: mm



- NOTE)
1. DIMENSIONS “*1” AND “*2” DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION “*3” DOES NOT INCLUDE TRIM OFFSET.
 3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
 4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.



Detail F

Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	6.9	7.0	7.1
E	6.9	7.0	7.1
A ₂	—	1.4	—
H _D	8.8	9.0	9.2
H _E	8.8	9.0	9.2
A	—	—	1.7
A ₁	0.05	—	0.15
b _p	0.17	0.20	0.27
c	0.09	—	0.20
θ	0°	3.5°	8°
e	—	0.5	—
x	—	—	0.08
y	—	—	0.08
L _p	0.45	0.6	0.75
L ₁	—	1.0	—

Figure G 48-Pin LFQFP (PLQP0048KB-B)

REVISION HISTORY	RX66T Group User's Manual: Hardware
------------------	-------------------------------------

Classifications

- Items with Technical Update document number: Changes according to the corresponding issued Technical Update
- Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

Rev.	Date	Description		Classification	
		Page	Summary		
1.00	Jul 30, 2018	—	First edition, issued		
1.10	May 16, 2019	All	G-version products, added 144-pin products, added Products with 128 Kbytes of RAM, added		
		Features			
		52	Features, changed	TN-RX*-A0205A/E	
		1. Overview			
		74	Table 1.4 Pin Functions: Note added		
		4. Address Space			
		154	Figure 4.1 Memory Map in Each Operating Mode, changed		
		155	Figure 4.2 Correspondence between External Address Spaces and CS Areas (In On-Chip ROM Disabled Extended Mode), changed		
		11. Low Power Consumption			
		311	Table 11.2 Entering and Exiting Low Power Consumption Modes and Operating States in Each Mode: Note 3 changed		
		14. Interrupt Controller (ICUC)			
		374	14.2.14 Non-Maskable Interrupt Status Register (NMISR): 'RAMST Flag (RAM Error Interrupt Status Flag)' changed		
		20. I/O Ports			
		599	Table 20.5 Port Functions, changed	TN-RX*-A0205A/E	
		22. Multi-Function Timer Pulse Unit 3 (MTU3d)			
		767	Figure 22.7 Periodic Counter Operation, changed		
		768	Figure 22.8 Example of Procedure for Setting Waveform Output by Compare Match, changed		
		821	Figure 22.59 Example of 0% and 100% Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (2), changed		
		879	22.6.12 Contention between MTU2.TCNT Write Operation and Overflow/Underflow in Cascaded Operation, changed		
		889	Figure 22.152 A/D Converter Start Request When 0 is Written to MTU4.TADCOBRA, changed		
		23. Port Output Enable 3 (POE3B)			
		1046	Table 23.5 Correspondence between MTU Pins: Note 2, Note 3, and Note 4, changed		
		1047	Table 23.6 Correspondence between GPTW Pins: Note 2, Note 3, and Note 4, changed		
		24. General PWM Timer (GPTW)			
		1065 to 1080	24.2.5 General PWM Timer Start Source Select Register (GTSSR) to 24.2.11 General PWM Timer Input Capture Source Select Register B (GTICBSR), changed	TN-RX*-A0205A/E	
		32. Serial Communications Interface (SCIj, SCli, SCIh)			
		All	Terms unified: interrupt handler → interrupt handling routine		
		1500	32.2.14 Modulation Duty Register (MDDR): description added		
		1501	32.2.15 Serial Extended Mode Register (SEMR), changed		
		1513	32.2.22 FIFO Control Register (FCR): description of DRES Bit, changed		
		1540	Figure 32.13 Example of Data Transmission Timing in Asynchronous Mode, and description added		
		1595	32.9 Bit Rate Modulation Function: description added		
1628	32.14.14 Note on Transmit Enable Bit (TE Bit), changed				
38. 12-Bit A/D Converter (S12ADH)					
1888 to 1895	38.2.6 A/D Channel Select Register B0 (ADANSB0) to 38.2.9 A/D Channel Select Register C1 (ADANSC1), changed	TN-RX*-A0205A/E			

Rev.	Date	Description		Classification		
		Page	Summary			
1.10	May 16, 2019	2033	Figure 38.56 Example for Connecting Power Supply Pins (for Products Without Pseudo-Differential Input to the PGAs and Products in LFQFP-144), changed			
		2034	Figure 38.57 Example for Connecting Power Supply Pins (for Products neither Those Without Pseudo-Differential Input to the PGAs nor Those in LFQFP-144), changed			
		2035	Figure 38.58 Sample Protection Circuit for Analog Inputs, changed			
		39. 12-Bit D/A Converter (R12DAb)				
		2040	39.2.3 Data Register Format Select Register (DADPR), changed			
		40. Temperature Sensor (TEMPS)				
		2049	40.2.1 Temperature Sensor Calibration Data Register (TSCDR): Note added			
		44. Flash Memory				
		All	Terms unified: longword → 32-bit word → 16-bit byte → 8-bit			
		2114	44.4.23 Unique ID Register n (UIDRn) (n = 0 to 2): Note added			
		45. Electrical Characteristics				
		2226	Table 45.3 Recommended operating conditions (2), added		TN-RX*-A0205A/E	
		2228	Table 45.5 DC Characteristics (2), changed			
		2235	Table 45.12 Permissible Output Currents, changed			
		2247	Figure 45.14 NMI Interrupt Input Timing, Figure 45.15 IRQ Interrupt Input Timing, changed			
		2256	Table 45.31 POE and POEG Timing, changed			
		2257, 2258	Figure 45.28 Output Disable Time for POE in Response to Transition of the POEn# Signal Level to Figure 45.32 Output Disable Time for POE in Response to the Oscillation Stop Detection, changed			
		2258	Figure 45.33 POEG Input Timing, changed			
		2258 to 2260	Figure 45.34 Output Disable Time for POEG via Detection Flag in Response to the Input Level Detection of the GTETRGN pin to Figure 45.40 Output Disable Time for POEG in Response to Level Detection Signal from a Comparator, changed		TN-RX*-A0205A/E	
		2265	Table 45.36 RSPI Timing, changed			
		2271	Table 45.38 IIC Timing, changed			
		2272	Table 45.39 Simple IIC Timing, changed			
		2276	Table 45.43 12-Bit A/D (Unit 0, 1, 2) Conversion Characteristics (1), changed			
2277	Table 45.44 12-Bit A/D (Unit 0, 1, 2) Conversion Characteristics (2), changed					
2279	Table 45.46 Programmable Gain Amplifier Characteristics (single-ended input), Table 45.47 Programmable Gain Amplifier Characteristics (pseudo-differential input), changed					
1.20	Dec 27, 2021	Features				
		53	80-pin package model name, changed	TN-RX*-A0213A/E		
			48-pin package model name, added			
		1. Overview				
		All	48-pin specifications, added		TN-RX*-A0260A/E	
		67	Figure 1.1 How to Read the Product Part Number, changed			
		9. Clock Generation Circuit				
		301	9.9.2 Note on Rewriting the SCKCR3 Register, added		TN-RX*-A0224B/E	
		20. I/O Ports				
		All	48-pin specifications, added			
		21. Multi-Function Pin Controller (MPC)				
		All	48-pin specifications, added			
		22. Multi-Function Timer Pulse Unit 3 (MTU3d)				
688, 689	Table 22.2 MTU Functions, changed					

Rev.	Date	Description		Classification
		Page	Summary	
1.20	Dec 27, 2021	32. Serial Communications Interface (SCIj, SCli, SCIh)		
		1473	32.2.7 Transmit FIFO Data Register (FTDR), changed	TN-RX*-A0235B/E
		1523	32.2.27 Serial Port Register (SPTR), changed	
		1543 to 1545	32.3.7 SCI Initialization (Asynchronous Mode), changed	
		1543	Figure 32.11 Sample SCI Initialization Flowchart (Asynchronous Mode) (for SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12), changed	
		1544	Figure 32.12 Sample SCI Initialization Flowchart (Asynchronous Mode, FIFO enabled) (for SCI11), changed	
		1550	32.3.8 Serial Data Transmission (Asynchronous Mode) (2) SCI11 When FIFO is Enabled, changed	TN-RX*-A0235B/E
		1564	32.5.3 SCI Initialization (Clock Synchronous Mode), changed	
			Figure 32.28 Example of SCI Initialization Flowchart (Clock Synchronous Mode), changed	
		1569	32.5.4 Serial Data Transmission (Clock Synchronous Mode) (2) SCI11 When FIFO is Enabled, changed	
		1579	Figure 32.42 Example of SCI Initialization Flowchart (Smart Card Interface Mode), changed	
		1592	Figure 32.55 Example of the Flowchart of SCI Initialization (for Simple I ² C Mode), changed	
		1594	Figure 32.58 Example of the Procedure for Master Transmission Operations in Simple I ² C Mode (with Transmission Interrupts and Reception Interrupts in Use), changed	
		1601	32.8.5 SCI Initialization (Simple SPI Mode), changed	
		1618	Figure 32.79 Block Diagram of Digital Noise Filter, changed	
		1619	32.12.2 Interrupts in Asynchronous Mode, Clock Synchronous Mode, and Simple SPI Mode (1) SCI1, SCI5, SCI6, SCI8, SCI9, and SCI12, and SCI11 when FIFO is Disabled, changed	
		1620	(2) SCI11 When FIFO is Enabled, changed	
		1634	32.14.14 Note on Transmit Enable Bit (TE Bit), changed	
		33. I ² C-bus Interface (R1ICa)		
		1649, 1650	33.2.6 I ² C-bus Function Enable Register (ICFER), changed	TN-RX*-A0227A/E
		1658 to 1660	33.2.10 I ² C-bus Status Register 2 (ICSR2), changed	
		1689	33.7.3 Device-ID Address Detection, changed	
		1690	Figure 33.27 Set/Clear Timing of the AASy and DID Flags during Reception of Device-ID Address, changed	
		1693	33.8.2 NACK Reception Transfer Suspension Function, changed	
			Figure 33.30 Suspension of Data Transmission When NACK is Received (NACKE = 1), changed	
		1704	33.11.2 Additional SCL Output Function, changed	
			Figure 33.39 Additional SCL Output Function (CLO Bit), changed	
		1709	Table 33.7 Reset States of Registers and Functions When a Reset is Applied or a Condition is Detected, changed	
		35. Serial Peripheral Interface (RSPIc)		
		1767, 1768	Table 35.1 RSPI Specifications, changed	
		1771, 1772	35.2.1 RSPI Control Register (SPCR), changed	
		1775 to 1777	35.2.4 RSPI Status Register (SPSR), changed	
		1795	Table 35.5 Relationship between RSPI Modes and SPCR Settings and Description of Each Mode, changed	
		1819	35.3.8 Idle Interrupt, added	
		1829	35.3.11.1 Master Mode Operation (4) Burst Transfer, changed	
		1832	Figure 35.37 Example of Initialization Flowchart in Master Mode (SPI Operation), changed	
		1843	Figure 35.48 Example of Initialization Flowchart in Master Mode (Clock Synchronous Operation), changed	
		1847	Figure 35.51 Flowchart for Self-Diagnosis of Parity Circuit, changed	

Rev.	Date	Description		Classification
		Page	Summary	
1.20	Dec 27, 2021	38. 12-Bit A/D Converter (S12ADH)		
		1871, 1872	Table 38.1 Specifications of 12-Bit A/D Converter, changed	
		1881, 1882	38.2.1 A/D Data Registers y (ADDRy) (y = 0 to 11, 16, 17), A/D Data Duplication Register (ADDBLDR), A/D Data Duplication Register A (ADDBLDRA), A/D Data Duplication Register B (ADDBLDRB), A/D Temperature Sensor Data Register (ADTSDR), A/D Internal Reference Voltage Data Register (ADOCDR), changed	
		1927	38.2.22 A/D Disconnection Detection Control Register (ADDISCR), changed	
		41. Comparator C (CMPC)		
		2069	Figure 41.3 Noise Filter and Edge Detector Configuration (n = 0 to 5), changed	
		2071	Figure 41.5 Comparator Operation Setting Flowchart (n = 0 to 5), changed	
		44. Flash Memory (FLASH)		
		2172	44.9.4 Packet Format, changed	
		45. Electrical Characteristics		
		2233	Table 45.5 DC Characteristics (2), changed	
		2241	Table 45.13 Standard Output Characteristics (1), added	TN-RX*-A0219A/E
		2242	Table 45.14 Standard Output Characteristics (2), added	
		2243	Table 45.15 Thermal Resistance Value (Reference), changed	
		2290	Table 45.49 Programmable Gain Amplifier Characteristics (single-ended input), changed	TN-RX*-A0219A/E
			Table 45.50 Programmable Gain Amplifier Characteristics (pseudo- differential input), changed	
		2298	Table 45.56 Code Flash Memory Characteristics, changed	
		2299	Table 45.57 Data Flash Memory Characteristics, changed	
		Appendix 2. Package Dimensions		
		2313	Figure G 48-Pin LFQFP (PLQP0048KB-B), added	TN-RX*-A0260A/E
1.21	Apr 22, 2022	1. Overview		
		60	Table 1.1 Outline of Specifications (7/9), changed	
		65, 66	Table 1.3 List of Products, changed	
		72	Table 1.4 Pin Functions (4/6), changed	
		85	Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo- differential input and with USB pin) (3/7), changed	
		91	Table 1.6 List of Pin and Pin Functions (112-pin with PGA pseudo- differential input and without USB pin) (2/5), changed	
		96	Table 1.7 List of Pin and Pin Functions (100-pin with PGA pseudo- differential input and with USB pin) (2/5), changed	
		101	Table 1.8 List of Pin and Pin Functions (100-pin with PGA pseudo- differential input and without USB pin) (2/5), changed	
		106	Table 1.9 List of Pin and Pin Functions (100-pin without PGA pseudo- differential input and without USB pin) (2/5), changed	
		111	Table 1.10 List of Pin and Pin Functions (80-pin with PGA pseudo- differential input and without USB pin) (2/5), changed	
		116	Table 1.11 List of Pin and Pin Functions (64-pin with PGA pseudo- differential input and without USB pin) (2/4), changed	
		119	Table 1.12 List of Pin and Pin Functions (48-pin with PGA pseudo- differential input and without USB pin) (1/3), changed	
		3. Operating Modes		
		156	Figure 3.1 Mode-Setting Pin Level and Operating Mode, changed	
		6. Resets		
		213, 214	Table 6.2 Targets to be Initialized by Each Reset Source, changed	
		7. Option-Setting Memory (OFSM)		
		225	Figure 7.1 Option-Setting Memory Area, changed	
		226	7.2.1 Serial Programmer Command Control Register (SPCC), changed	
		237	Table 7.2 Programming and Erasure of the Option-Setting Memory in Individual Operating Modes, changed	
—	7.6.2 Setting Data for Programming the Option-Setting Memory, deleted			

Rev.	Date	Description		Classification
		Page	Summary	
1.21	Apr 22, 2022	11. Low Power Consumption		
		343	11.6.1 I/O Port States, changed	
		20. I/O Ports		
		617	Table 20.14 PDR Register Settings in 48-Pin Packages without programmable gain amplifier (PGA) pseudo differential input, changed	
		21. Multi-Function Pin Controller (MPC)		
		632	Table 21.1 Functions Assigned to Each Multiplexed Pin (13/17), changed	
		654	Table 21.21 Register Settings for Input/Output Pin Function in 144-/112-/100-Pin Products, changed	
		655	Table 21.22 Register Settings for Input/Output Pin Function in 80-/64-/48-Pin Products, changed	
		22. Multi-Function Timer Pulse Unit 3 (MTU3d)		
		733	22.2.22 Timer Output Control Register 1m (TOCR1m) (m = A, B), changed	
		799	Table 22.72 Output Pins for Reset-Synchronized PWM Mode, changed	
		32. Serial Communications Interface (SCIj, SCli, SClh)		
		1558	Figure 32.28 Example of SCI Initialization Flowchart (Clock Synchronous Mode), changed	
		35. Serial Peripheral Interface (RSPiC)		
		1789, 1790	Table 35.6 Relationship between Pin States and Bit Settings was merged into Table 35.5 Relationship between RSPiC Modes and SPCR Settings and Description of Each Mode.	
		38. 12-Bit A/D Converter (S12ADH)		
		1935	Figure 38.7 Details of Comparison Condition: Comparison Function Window A, changed	
		1951	Figure 38.8 Details of Comparison Condition: Comparison Function Window B, changed	
		39. 12-Bit D/A Converter (R12DAb)		
		2037	Table 39.2 Pin Configuration of 12-Bit D/A Converter, changed	
		44. Flash Memory (FLASH)		
		All	Terms unified: ID code protection against incorrect serial programmer → Serial programmer ID code protection ID code protection for serial programmers → Serial programmer ID code protection Area erasure command → Area erase command Block erasure command → Block erase command	
		2087	44. Flash Memory (FLASH): description changed	
		2116	44.5.2 Methods of Programming and Erasure Table 44.6 Methods of Programming, changed	
		2118	44.5.3 Security Functions, changed Table 44.9 Lists of Security Functions, changed	
		2121	Table 44.11 Error Protection Type, changed	
		2122	Table 44.12 TM Specifications, changed	
		2155	Figure 44.29 System Configuration in Boot Mode (USB Interface), changed	
		2157	44.8 Flash Memory Protection, changed	
			44.8.1 ID Code Protection, changed	
			44.8.1.2 Serial Programmer ID Code Protection, changed	
		2158	44.9.1 How to Start the Chip Up in Boot Mode (SCI Interface), changed	
Figure 44.31 States of Pins Up to Communications in Boot Mode (SCI Interface) Becoming Possible, changed				
2168	Table 44.24 Commands Available in the Command Waiting Phase, changed			
2170	Table 44.25 Common Transfer Sequence, changed			
2220	Figure 44.46 Environments for Rewriting the Flash Memory, changed			
2221	44.11.1 Overview, changed			

RX66T Group User's Manual: Hardware

Publication Date: Rev.0.40 Sep 28, 2017
Rev.1.21 Apr 22, 2022

Published by: Renesas Electronics Corporation

RX66T Group